FRONTGRADE

DATASHEET

UT9Q512E

512K x 8 RadTol SRAM

6/1/2020
Version #: 1.0.0

Features

- 20ns maximum (5 volt supply) address access time
- Asynchronous operation for compatibility with industry-standard 512K x 8 SRAMs
- TTL compatible inputs and output levels, three-state bidirectional data bus
- Operational environment:
  - Total dose: 100 krads(SI)
  - SEL Immune 110 MeV-cm^2/mg
  - SEU Onset LET$_{th}$: 2.8 MeV-cm^2/mg
  - Saturated Cross Section 2.8E-8 cm^2/bit
    - 1E-9 errors/bit-day, Adams 90% worst case environment geosynchronous orbit
- Packaging:
  - 36-lead ceramic flatpack (3.831 grams)
- Standard Microcircuit Drawing 5962-00536
  - QML Q & V compliant part

Introduction

The UT9Q512E RadTol product is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ($\overline{E}$), an active LOW Output Enable ($\overline{G}$), and three-state drivers.

Writing to the device is accomplished by taking Chip Enable ($\overline{E}$) and Write Enable ($\overline{W}$) inputs LOW. Data on the eight I/O pins (DQ0 through DQ7) is then written into the location specified on the address pins (A0 through A18). Reading from the device is accomplished by taking Chip Enable ($\overline{E}$) and Output Enable ($\overline{G}$) LOW while forcing Write Enable ($\overline{W}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (DQ0 through DQ7) are placed in ahigh impedance state when the device is deselected ($\overline{E}$ HIGH), the outputs are disabled ($\overline{G}$ HIGH), or during a write operation ($\overline{E}$ LOW and $\overline{W}$ LOW)).



Figure 1. UT9Q512E SRAM Block Diagram



Figure 2. UT9Q512E 20ns SRAM Pinout (36)

Pin Names

A(18:0)	Address
DQ(7:0)	Data Input/Output
$\overline{E}$	Chip Enable
$\overline{W}$	Write Enable
$\overline{G}$	Output Enable
V_{DD}	Power
V_{SS}	Ground

Device Operation

The UT9Q512E has three control inputs called Chip Enable ($\overline{E}$), Write Enable ($\overline{W}$), and Output Enable ($\overline{G}$); 19 address inputs, A(18:0); and eight bidirectional data lines, DQ(7:0). $\overline{E}$ controls device selection, active, and standby modes. Asserting ($\overline{E}$) enables the device, causes IDD to rise to its active value, and decodes the 19 address inputs to select one of 524,288 words in the memory. $\overline{W}$ controls read and write operations. During a read cycle, $\overline{G}$ must be asserted to enable the outputs.

Table 1. Device Operation Truth Table

$\overline{G}$	$\overline{W}$	$\overline{E}$	I/O Mode	Mode
X[1]	X	1	3-state	Standby
X	0	0	Data in	Write
1	1	0	3-state	Read[2]
0	1	0	Data out	Read

Notes:

1. "X" is defined as a "don't care" condition.
2. Device active; outputs disabled.

Read Cycle

A combination of $\overline{W}$ greater than V_{IH} (min) and $\overline{E}$ less than V_{IL} (max) defines a read cycle. Read access time is measured from the latter of Chip Enable, Output Enable, or valid address to valid data output. Read cycles initiate with the assertion of chip enable or any address input change while chip enable is asserted.

SRAM Read Cycle 1, the Address Access in Figure 4a, is initiated by a change in address inputs while the chip is enabled with $\overline{G}$ asserted and $\overline{W}$ deasserted. Valid data appears on data outputs DQ(7:0) after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as Chip Enable and Output Enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t_{AVAV}). Changing addresses prior to satisfying t_{AVAV} minimum results in an invalid operation. Invalid read cycles will require re-initialization.

SRAM Read Cycle 2, the Chip Enable-Controlled Access in Figure 4b, is initiated by $\overline{E}$ going active while $\overline{G}$ remains asserted, $\overline{W}$ remains deasserted, and the addresses remain stable for the entire cycle.

After the specified t_{ETQV} is satisfied, the eight-bit word addressed by A(18:0) is accessed and appears at the data outputs DQ(7:0) SRAM

Read Cycle 3, the Output Enable-Controlled Access in Figure 4c, is initiated by $\overline{G}$ going active while $\overline{E}$ is asserted, $\overline{W}$ is deasserted, and the addresses are stable. Read access time is t_{GLQV} unless t_{AVQV} or t_{ETQV} have not been satisfied.

Write Cycle

A combination of $\overline{W}$ less than V_{IL}(max) and $\overline{E}$ less than V_{IL}(max) defines a write cycle. The state of $\overline{G}$ is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either $\overline{G}$ is greater than V_{IH}(min), or when $\overline{W}$ is less than V_{IL}(max).

Write Cycle 1, the Write Enable-Controlled Access in Figure 5a, is defined by a write terminated by $\overline{W}$ going high, with $\overline{E}$ still active. The write pulse width is defined by tWLWH when the write is initiated by $\overline{W}$, and by t_{ETWH} when the write is initiated by $\overline{E}$. Unless the outputs have been previously placed in the high-impedance state by $\overline{G}$, the user must wait t_{WLQZ} before applying data to the nine bidirectional pins DQ(7:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-Controlled Access in Figure 5b is defined by a write terminated by $\overline{E}$ going inactive. The write pulse width is defined by t_{WLEF} when the write is initiated by $\overline{W}$, and by t_{ETEF} when the write is initiated by $\overline{E}$ the going active. For the $\overline{W}$ initiated write, unless the outputs have been previously placed in the high-impedance state by $\overline{G}$, the user must wait t_{WLQZ} before applying data to the eight bidirectional pins DQ(7:0) to avoid bus contention.

Operational Environment

Table 2. Operational Environment Design Specifications[1]

Total Dose	100	krad(SI)
Heavy Ion Error Rate[2]	≤1.1E-9	Errors/Bit-Day
SEL	Immune to 110	MeV-cm^2/mg
SEU Onset LET_{th}	2.8	MeV-cm^2/mg

Notes:

1. The SRAM will not latchup during radiation exposure under recommended operating conditions.
2. Adam's 90% worst case particle environment, Geosynchronous orbit, 100 mils of Aluminum.

Absolute Maximum Ratings[1]

(Referenced to V_{SS})

Symbol	Parameter	Limits
V_{DD}	DC supply voltage	-0.5 to 7.0V
$V_{I/O}$	Voltage on any pin	-0.5 to 7.0V
T_{STG}	Storage temperature	-65 to +150°C
P_D	Maximum power dissipation	1.0W
T_J	Maximum junction temperature[2]	+150°C
Θ_{JC}	Thermal resistance, junction-to-case	10°C/W
I_I	DC input current	±10 mA

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
2. Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.
3. Test per MIL-STD-883, Method 1012.

Recommended Operating Conditions

Symbol	Parameter	Limits
V_{DD}	Positive Supply voltage	4.5 to 5.5V
T_C	Case temperature range	-55 to +125°C
V_{IN}	DC input voltage	0V to V_{DD}

DC Electrical Characteristics (Pre/Post-Radiation)*

-55°C to +125°C (V_{DD} = 5.0V ± 10%)

Symbol	Parameter	Condition		MIN	MAX	Unit
V_{IH}	High-level input voltage	(TTL)		2		V
V_{IL}	Low-level input voltage	(TTL)			0.8	V
V_{OL1}	Low-level output voltage	I_{OL} = 8mA, V_{DD} = 4.5V (TTL)			0.4	V
V_{OL2}	Low-level output voltage	I_{OL} = 200µA, V_{DD} = 4.5V (CMOS)			0.05	V
V_{OH1}	High-level output voltage	I_{OH} = -4mA, V_{DD} = 4.5V (TTL)		2.4		V
V_{OH2}	High-level output voltage	I_{OH} = -200µA, V_{DD} = 4.5V (CMOS)		3.2		V
C_{IN}[1]	Input capacitance	ƒ = 1MHz @ 0V			14	pF
C_{IO}[1]	Bidirectional I/O capacitance	ƒ = 1MHz @ 0V			16	pF
I_{IN}	Input leakage current	V_{IN} = V_{DD} and V_{SS}, V_{DD} = V_{DD} (max)		-2	2	µA
I_{OZ}	Three-state output leakage current	V_O = V_{DD} and V_{SS} V_{DD} = V_{DD} (max) $\overline{G}$ = V_{DD} (max)		-2	2	µA
I_{OS}[2,3]	Short-circuit output current	V_{DD} = V_{DD} (max), V_O = V_{DD} V_{DD} = V_{DD} (max), V_O = 0V		-90	90	mA
I_{DD}(OP)[4]	Supply current operating @ 1MHz	Inputs: V_{IL} = 0.8V, V_{IH} = 2.0V I_{OUT} = 0mA V_{DD} = V_{DD} (max)			50	mA
I_{DD}(OP)[4]	Supply current operating @50MHz	Inputs: V_{IL} = 0.8V, V_{IH} = 2.0V I_{OUT} = 0mA V_{DD} = V_{DD} (max)			76	mA
I_{DD}(SB)	Supply current standby @0MHz	Inputs: V_{IL} = V_{SS} I_{OUT} = 0mA $\overline{E}$ = V_{DD} - 0.5 V_{DD} = V_{DD} (max) V_{IH} = V_{DD} - 0.5V	-55°C, 25°C		16	mA
			125°C		45	mA

Notes:

*Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.
2. Supplied as a design limit but not guaranteed or tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
4. $\overline{G}$ = V_{IH}

AC Characteristics Read Cycle (Pre and Post-Radiation)*

-55℃ to +125℃ (V_{DD} = 5.0V ± 10%)

Symbol	Parameter	MIN	MAX	Unit
t_{AVAV}[1,6]	Read cycle time	20		ns
t_{AVSK}[5]	Address valid to address valid skew time		4	ns
t_{AVQV}	Read access time		20	ns
t_{AXQX}	Output hold times	3		ns
t_{GLQX}	$\overline{G}$-controlled Output Enable time	3		ns
t_{GLQV}	$\overline{G}$-controlled Output Enable time (Read Cycle 3)		10	ns
t_{GHQZ}[2]	$\overline{G}$-controlled output three-state time		10	ns
t_{ETQX}[3]	$\overline{E}$-controlled Output Enable time	3		ns
t_{AVET2}[5]	Address setup time for read ($\overline{E}$-controlled)	-4		ns
t_{ETQV}[3]	$\overline{E}$-controlled access time		20	ns
t_{EFQZ}[1,2,4]	$\overline{E}$-controlled output three-state time		10	ns

Notes:

*Post-irradiation performance is guaranteed at 25℃ per MIL-STD-883 Method 1019.

1. Functional test.
2. Three-state is defined as a 500mV change from steady-state output voltage (see Figure 3).
3. The ET (chip enable true) notation refers to the latter falling edge of $\overline{E}$. SEU immunity does not affect the read parameters.
4. The EF (chip enable false) notation refers to the latter rising edge of $\overline{E}$. SEU immunity does not affect the read parameters.
5. Guaranteed by design
6. Address changes prior to satisfying t_{AVAV} minimum is an invalid operation



Figure 3. 5-Volt SRAM Loading



Figure 4a. SRAM Read Cycle 1: Address Access

Assumptions

1. $\overline{E}$ and $\overline{G} \leq V_{IL}$ (max) and $\overline{W} \geq V_{IH}$ (min).



Figure 4b. SRAM Read Cycle 2: Chip Enable-Controlled Access

Assumptions:

1. G ≤ V_{IL} (max) and W ≥ V_{IH} (min).



Assumptions:

1. $\overline{E}$ ≤ V_{IL} (max) and $\overline{W}$ ≥ V_{IH} (min)

AC Characteristics Write Cycle (Pre/Post-Radiation)*

-55℃ to +125℃ (V_{DD} = 5.0V ± 10%)

Symbol	Parameter	MIN	MAX	Unit
t_{AVAV}[1]	Write cycle time	20		ns
t_{ETWH}	Chip Enable to end of write	20		ns
t_{AVET}	Address setup time for write ($\overline{E}$ - controlled)	0		ns
t_{AVWL}	Address setup time for write ($\overline{W}$ - controlled)	0		ns
t_{WLWH}	Write pulse width	20		ns
t_{WHAX}	Address hold time for write ($\overline{W}$ - controlled)	2		ns
t_{EFAX}	Address hold time for Chip Enable ($\overline{E}$ - controlled)	0		ns
t_{WLQZ}[2]	$\overline{W}$ - controlled three-state time		10	ns
t_{WHQX}	$\overline{W}$ - controlled Output Enable time	4		ns
t_{ETEF}	Chip Enable pulse width ($\overline{E}$ - controlled)	20		ns
t_{DVWH}	Data setup time	15		ns
t_{WHDX}	Data hold time	2		ns
t_{WLEF}	Chip Enable controlled write pulse width	20		ns
t_{DVEF}	Data setup time	15		ns
t_{EFDX}	Data hold time	2		ns
t_{AVWH}	Address valid to end of write	20		ns
t_{WHWL}[1]	Write disable time	5		ns

Notes:

*Post-irradiation performance is guaranteed at 25℃ per MIL-STD-883 Method 1019

1. Functional test performed with outputs disabled ($\overline{G}$ high).
2. Three-state is defined as 500mV change from steady-state output voltage (see Figure 3).



Figure 5a. SRAM Write Cycle 1: Write Enable – Controlled Access

Assumptions

1. G ≤ V_{IL} (max). If G ≥ V_{IH} (min) then Q(7.0) will be in three-state for the entire cycle.
2. G high for t_{AVAV} cycle.



Figure 5b. SRAM Write Cycle 2: Chip Enable - Controlled Access

Assumptions & Notes:

1. $\overline{G}$ ≤V_{IL} (max). If $\overline{G}$ ≥V_{IH} (min) then Q (7.0) will be in three-state for the entire cycle.
2. Either $\overline{E}$ scenario above can occur.
3. $\overline{G}$ high for t_{AVAV} cycle.



Figure 6. AC Test Loads and Input Waveforms

Notes:

1. 50pF including scope probe and test socket capacitance.
2. Measurement of data output occurs at the low to high or high to low transition mid-point (i.e., CMOS input = $V_{DD}/2$)



Figure 7. Low V_{DD} Data Retention Waveform

Data Retention Characteristics (Pre-Radiation)*

(V_{DD} = V_{DD} (min), 1 Sec DR Pulse)

Symbol	Parameter	Temp	Minimum	Maximum	Unit
V_{DR}	V_{DD} for data retention	--	2.5	--	V
I_{DDR}[1]	Data retention current	-55℃	--	16	mA
		25℃	--	16	mA
		125℃	--	45	mA
t_{EFR}[1]	Chip deselect to data retention time	--	0	--	ns
t_R[1]	Operation recovery time	--	t_{AVAV}	--	ns

Notes:

*Post-radiation performance guaranteed at 25℃ per MIL-STD-883 Method 1019.

1. $\overline{E}$ = V_{DR} all other inputs = V_{DR} or V_{SS}.

Packaging



Figure 8. 36-pin Ceramic FLATPACK

Notes:

1. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.
2. The lid is electrically connected to V_{SS}.
3. Lead finishes are in accordance to MIL-PRF-38535.
4. Dimensions are in accordance with MIL-PRF-38535.
5. Lead position and coplanarity are not measured.
6. ID mark symbol is vendor option: no alphanumerics. One or both ID methods may be used for Pin 1 ID.
7. Letter designators are in accordance with MIL-STD-1835.
8. Dimensions shown are in inches

Ordering Information

512K x 8 SRAM Frontgrade Part Numbering Ordering Information



Notes:

1. Lead finish (A,C, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Prototype flow per Frontgrade Colorado Springs Manufacturing Flows Document. Tested at 25℃ only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
4. HiRel Temperature Range flow per Frontgrade Colorado Springs Manufacturing Flows Document. Devices are tested at -55℃, room temp, and 125℃. Radiation neither tested nor guaranteed.

512K x 8 SRAM SMD Part Number Ordering Information



Notes:

1. Lead finish (A, C or X) must be specified.
2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Total dose radiation must be specified when ordering.

Revision History

Date	Revision #	Author	Change Description	Page #
7/15/19	A		Added wording addressing read app note AN-MEM-002 and added timing parameters to AC Characteristics Read Cycle table, figure 3a, and 3b	
6/20	B		Raised max TID to 100krad; changed SEU onset LET; added SEL to table 2; removed extended industrial temp range part offering; changed input capacitance and bidirectional setup I/O capacitance to 14 and 16 pF respectively; changed standby current and IDDR to 16mA; corrected figure 6 to match current test setup	

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the **datasheet is subject to change**. Specifications can be **TBD** and the part package and pinout are **not final.**
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.