



FRONTGRADE

DATASHEET

UT8CR512K32

16 Megabit SRAM Memory

3/2/2020

Version #: 1.0.0

Features

- 17ns maximum access time
- Asynchronous operation for compatibility with industry-standard 512K x 32 SRAMs
- CMOS compatible inputs and output levels, three-state bidirectional data bus
 - I/O Voltage 3.3 volts, 1.8 volt core
- Operational environment:
 - Intrinsic total-dose: 100K rad(Si)
 - SEL Immune >100 MeV-cm²/mg
 - LETth: 9.0 MeV-cm²/mg
 - Memory Cell Saturated xSection: 1.67E-7 cm²/bit
 - Neutron Fluence: 3.0E14n/cm²
 - Dose Rate
 - Upset 1.0E9 rad(Si)/sec
 - Latchup >1.2E12 rad(Si)/sec
- Packaging options:
 - 68-lead ceramic quad flatpack (20.238 grams with lead frame)
- Standard Microcircuit Drawing 5962-04227
 - QML Q & V compliant part

Introduction

The UT8CR512K32 is a high-performance CMOS static RAM multi-chip module (MCM), organized as four individual 524,288 words by 8 bit SRAMs with common output enable. Easy memory expansion is provided by active LOW chip enables (\overline{E}_n), an active LOW output enable (\overline{G}), and three-state drivers. This device has a power-down feature that reduces power consumption by more than 90% when deselected.

Writing to each memory device is accomplished by taking the corresponding chip enable (\overline{E}_n) input LOW and write enable (\overline{W}_n) input LOW. Data on the eight I/O pins is then written into the location specified on the address pins (A₀ through A₁₈). Reading from the device is accomplished by taking the chip enable (\overline{E}_n) and output enable (\overline{G}) LOW while forcing write enable (\overline{W}_n) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The input/output pins are placed in a high impedance state when the device is deselected (\overline{E}_n HIGH), the outputs are disabled (\overline{G} HIGH), or during a write operation (\overline{E}_n LOW and \overline{W}_n LOW). Perform 8, 16, 24, or 32 bit accesses by making \overline{W}_n along with \overline{E}_n a common input to any combination of the discrete memory die.




Figure 1: UT8CR512K32 SRAM Block Diagram




Figure 2: 17ns SRAM Pinout (68)

Device Operation

Pin Names

A(18:0)	Address	\bar{G}	Output Enable
DQ(7:0)	Data Input/Output	V_{DD1}	Power (1.8V)
$\bar{E}n(4:1)$	Chip Enable (active low)	V_{DD2}	Power (3.3V)
$\bar{W}n(4:1)$	Write Enable	V_{SS}	Ground

Each die in the UT8CR512K32 has three control inputs called Chip Enable ($\bar{E}n$), Write Enable ($\bar{W}n$), and Output Enable (\bar{G}); 19 address inputs, A(18:0); and eight bidirectional data lines, DQ(7:0). The chip enable ($\bar{E}n$) controls device selection, active, and standby modes. Asserting $\bar{E}n$ enables the device, causes I_{DD} to rise to its active value, and decodes the 19 address inputs to each memory die by selecting the 2,048,000 bytes of memory. $\bar{W}n$ controls read and write operations. During a read cycle, \bar{G} must be asserted to enable the outputs.

Table 1. Device Operation Truth Table

\bar{G}	\bar{W}	\bar{E}	I/O Mode	Mode
X	X	1	3-state	Standby
X	0	0	Data in	Write
1	1	0	3-state	Read ²
0	1	0	Data out	Read

Notes:

1. "X" is defined as a "don't care" condition.
2. Device active; outputs disabled.

Read Cycle

A combination of $\bar{W}n$ greater than V_{IH} (min) with $\bar{E}n$ and \bar{G} less than V_{IL} (max) defines a read cycle. Read access time is measured from the latter of Chip Enable, Output Enable, or valid address to valid data output. Read cycles initiate with the assertion of any chip enable or any address change while any chip enable is asserted.

SRAM Read Cycle 1, the Address Access in Figure 3a, is initiated by a change in address inputs while the chip is enabled with \bar{G} asserted and $\bar{W}n$ deasserted. Valid data appears on data outputs DQn(7:0) after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as Chip Enable and Output Enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t_{AVAV}). Changing addresses prior to satisfying t_{AVAV} minimum results in an invalid operation. Invalid read cycles will require reinitialization.

SRAM Read Cycle 2, the Chip Enable-controlled Access in Figure 3b, is initiated by $\bar{E}n$ going active while \bar{G} remains asserted, $\bar{W}n$ remains deasserted, and the addresses remain stable for the entire cycle. After the specified t_{ETQV} is satisfied, the eight-bit word addressed by A(18:0) is accessed and appears at the data outputs DQn(7:0).

SRAM Read Cycle 3, the Output Enable-controlled Access in Figure 3c, is initiated by \bar{G} going active while $\bar{E}n$ is asserted, \bar{W} is deasserted, and the addresses are stable. Read access time is t_{GLQV} unless t_{AVQV} or t_{ETQV} have not been satisfied.

Write Cycle

A combination of \overline{Wn} less than $V_{IL(max)}$ and \overline{En} less than $V_{IL(max)}$ defines a write cycle. The state of \overline{G} is a “don’t care” for a write cycle. The outputs are placed in the high-impedance state when either \overline{G} is greater than $V_{IH(min)}$, or when \overline{Wn} is less than $V_{IL(max)}$.

Write Cycle 1, the Write Enable-controlled Access is defined by a write terminated by \overline{Wn} going high, with \overline{En} still active. The write pulse width is defined by t_{WLWH} when the write is initiated by \overline{Wn} , and by t_{GLQV} when the write is initiated by \overline{En} . Unless the outputs have been previously placed in the high-impedance state by \overline{G} , the user must wait t_{WLOZ} before applying data to the eight bidirectional pins $DQn(7:0)$ to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access is defined by a write terminated by the former of \overline{En} or \overline{Wn} going inactive. The write pulse width is defined by t_{WLEF} when the write is initiated by \overline{Wn} , and by t_{ETEF} when the write is initiated by \overline{En} going active. For the \overline{Wn} initiated write, unless the outputs have been previously placed in the high-impedance state by \overline{G} , the user must wait t_{WLOZ} before applying data to the eight bidirectional pins $DQn(7:0)$ to avoid bus contention.

Operational Environment

The UT8CR512K32 SRAM incorporates special design and layout features which allows operation in a limited environment.

Table 2. Operational Environment Design Specifications¹

Total Dose	100K	rad(Si)
Heavy Ion Error Rate ²	8.9×10^{-10}	Errors/Bit-Day

Notes:

1. The SRAM is immune to latchup to particles $>100\text{MeV}\cdot\text{cm}^2/\text{mg}$.
2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of Aluminum.

Supply Sequencing

No supply voltage sequencing is required between V_{DD1} and V_{DD2} .

Absolute Maximum Ratings¹

(Referenced to V_{SS})

Symbol	Parameter	Limits
V_{DD1}	Dc Supply voltage	-0.3 to 2.4V
V_{DD2}	DC Supply voltage	-0.3 to 4.5V
$V_{I/O}$	Voltage on any pin	-0.3 to 4.5V
T_{STG}	Storage Temperature	-65 to +150°C
P_D	Maximum power dissipation	1.2W
T_J	Maximum junction temperature ²	+150°C
Θ_{JC}	Thermal resistance, junction-to-case ³	5°C/W
I_I	DC input current	±5 mA

Notes:

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.
- Test per MIL-STD-883, Method 1012.

Recommended Operating Conditions

Symbol	Parameter	Limits
V_{DD1}	Positive supply voltage	1.7 to 1.9V ¹
V_{DD2}	Positive supply voltage	3.0 to 3.6V
T_C	Case temperature range	(P) Screening: -25°C (C) Screening: -55 to+125°C (W) Screening: -40 to+125°C
V_{IN}	DC input voltage	0V to V_{DD2}

Note:

- For increased noise immunity, supply voltage (V_{DD1}) can be increased to 2.0V. If not tested, all applicable DC and AC characteristics are guaranteed by characterization at V_{DD1} (max) = 2.0V.

DC Electrical Characteristics (Pre and Post-Radiation)*

Unless otherwise noted, T_c is per the temperature ordered

Symbol	Parameter	Condition	MIN	MAX	Unit
V_{IH}	High-level input voltage		$.7*V_{DD2}$		V
V_{IL}	Low-level input voltage			$.3*V_{DD2}$	V
V_{OL1}	Low-level output voltage	$I_{OL} = 8mA, V_{DD2} = V_{DD2} (min)$		$.2*V_{DD2}$	V
V_{OH1}	High-level output voltage	$I_{OH} = -4mA, V_{DD2} = V_{DD2} (min)$	$.8*V_{DD2}$		V
C_{IN}^1	Input capacitance	$f = 1MHz @ 0V$		44	pF
C_{IO}^1	Bidirectional I/O capacitance	$f = 1MHz @ 0V$		21	pF
I_{IN}	Input leakage current	$V_{IN} = V_{DD2}$ and V_{SS}	-2	2	μA
I_{OZ}	Three-state output leakage current	$V_O = V_{DD2}$ and V_{SS} , $V_{DD2} = V_{DD2} (max)$ $\bar{G} = V_{DD2} (max)$	-2	2	μA
$I_{OS}^{2,3}$	Short-circuit output current	$V_{DD2} = V_{DD2} (max), V_O = V_{DD2}$ $V_{DD2} = V_{DD2} (max), V_O = V_{SS}$	-100	+100	mA
$I_{DD1} (OP_1)$	Supply current operating @ 1MHz	Inputs: $V_{IL} = V_{SS} + 0.2V$ $V_{IH} = V_{DD2} - 0.2V, I_{OUT} = 0$ $V_{DD2} = V_{DD2} (max)$	$V_{DD1} = 1.9V$	70	mA
			$V_{DD1} = 2.0V$	76	mA
$I_{DD1} (OP_2)$	Supply current operating @ 58.8MHz	Inputs: $V_{IL} = V_{SS} + 0.2V$, $V_{IH} = V_{DD2} - 0.2V, I_{OUT} = 0$ $V_{DD2} = V_{DD2} (max)$	$V_{DD1} = 1.9V$	122	mA
			$V_{DD1} = 2.0V$	150	mA
$I_{DD2} (OP_1)$	Supply current operating @ 1MHz	Inputs: $V_{IL} = V_{SS} + 0.2V$ $V_{IH} = V_{DD2} - 0.2V, I_{OUT} = 0$ $V_{DD1} = V_{DD1} (max)$ $V_{DD2} = V_{DD2} (max)$.35	mA
$I_{DD2} (OP_2)$	Supply current operating @ 58.8MHz	Inputs: $V_{IL} = V_{SS} + 0.2V$, $V_{IH} = V_{DD2} - 0.2V, I_{OUT} = 0$ $V_{DD1} = V_{DD1} (max)$, $V_{DD2} = V_{DD2} (max)$		11	mA
$I_{DD1}(SB)^4$	Supply current standby @ 0Hz	CMOS inputs, $I_{OUT} = 0$ $\bar{E} = V_{DD2} - 0.2$ $V_{DD2} = V_{DD2} (max)$	$V_{DD1} = 1.9V$	65	mA
			$V_{DD1} = 2.0V$	72	mA
$I_{DD2}(SB)^4$			$V_{DD1} = V_{DD1} (max)$	8	μA
$I_{DD1}(SB)^4$	Supply current standby A(18:0) @ 58.8MHz	CMOS inputs, $I_{OUT} = 0$ $\bar{E} = V_{DD2} - 0.2$ $V_{DD2} = V_{DD2} (max)$	$V_{DD1} = 1.9V$	65	mA
			$V_{DD1} = 2.0V$	72	mA
$I_{DD2}(SB)^4$			$V_{DD1} = V_{DD1} (max)$	8	μA

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured.

1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.
2. Supplied as a design limit but not guaranteed or tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
4. $V_{IH} = V_{DD2} (max), V_{IL} = 0V$.

AC Characteristics Read Cycle (Pre and Post-Radiation)*

$V_{DD1} = V_{DD1} (\text{min})$, $V_{DD2} = V_{DD2} (\text{min})$; Unless otherwise noted, T_C is per the temperature ordered

Symbol	Parameter	8CR512-17		Unit
		MIN	MAX	
$t_{AVAV}^{1,6}$	Read cycle time	17		ns
t_{AVSK}^5	Address valid to address valid skew time		4	ns
t_{AVQV}	Read access time		17	ns
t_{AXQX}^2	Output hold time	3		ns
$t_{GLQX}^{1,2}$	\overline{G} -controlled output enable time	0		ns
t_{GLQV}	\overline{G} -controlled read access time		7	ns
t_{GHQZ}^2	\overline{G} -controlled output three-state time		7	ns
$t_{ETQX}^{2,3}$	E-controlled output enable time	5		ns
t_{AVET2}^5	Address setup time for read (E-Controlled)	-4		ns
t_{ETQV}^3	E-controlled access time		17	ns
t_{EFOZ}^4	E-controlled output three-state time ²		10	ns

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured.

1. Guaranteed, but not tested.
2. Three-state is defined as a 200mV change from steady-state output voltage.
3. The ET (enable true) notation refers to the latter falling edge of \overline{E} . SEU immunity does not affect the read parameters.
4. The EF (chip enable false) notation refers to the latter rising edge of \overline{E} . SEU immunity does not affect the read parameters.
5. Guaranteed by design
6. Address changes prior to satisfying t_{AVAV} minimum is an invalid operation




Figure 3a: SRAM Read Cycle 1: Address Access

Assumptions:

1. \bar{E} and $\bar{G} \leq V_{IL}(\text{max})$ and $\bar{W} \geq V_{IH}(\text{min})$




Figure 3b: SRAM Read Cycle 2: Chip Enable Access




Figure 3c. SRAM Read Cycle 3: Output Enable Access

Assumptions:

1. $\bar{E} \leq V_{IL}(\text{max})$ and $\bar{W} \geq V_{IH}(\text{min})$

AC Characteristics Write Cycle (Pre and Post-Radiation) *

$V_{DD1} = V_{DD1}(\text{min})$, $V_{DD2} = V_{DD2}(\text{min})$; Unless otherwise noted, T_C is per the temperature ordered

Symbol	Parameter	8CR512		Unit
		MIN	MAX	
t_{AVAV}^1	Write cycle time	17		ns
t_{GLQV}	Chip enable to end of write	12		ns
t_{AVET}	Address setup time for write (\bar{E} - controlled)	0		ns
t_{AVWL}	Address setup time for write (\bar{W} - controlled)	0		ns
t_{WLWH}	Write pulse width	12		ns
t_{WHAX}	Address hold time for write (\bar{W} - controlled)	2		ns
t_{EFAX}	Address hold time for chip enable (\bar{E} - controlled)	0		ns
t_{WLOZ}^2	\bar{W} - controlled three-state time		5	ns
t_{WHQX}^2	\bar{W} - controlled output enable time	4		ns
t_{ETEF}	Chip enable pulse width (\bar{E} - controlled)	12		ns
t_{DVWH}	Data setup time	7		ns
t_{WHDX}	Data hold time	2		ns
t_{WLEF}	Chip enable controlled write pulse width	12		ns
t_{DVEF}	Data setup time	12		ns
t_{EFDX}	Data hold time	0		ns
t_{AVWH}	Address valid to end of write	12		ns
t_{WHWL}^1	Write disable time	3		ns

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured.

1. Test with \bar{G} high.
2. Three-state is defined as 200mV change from steady-state output voltage.




Figure 4a. SRAM Write Cycle 1: Write Enable - Controlled Access

Assumptions:

1. $\bar{G} \leq V_{IL}(\text{max})$. If $\bar{G} \geq V_{IH}(\text{min})$ then $Q_n(8:0)$ will be in three-state for the entire cycle.




Figure 4b. SRAM Write Cycle 2: Chip Enable - Controlled Access

Assumptions & Notes:

1. $\bar{G} \leq V_{IL}(\text{max})$. If $\bar{G} \geq V_{IH}(\text{min})$ then $Q_n(7:0)$ will be in three-state for the entire cycle.
2. Either \bar{E} scenario above can occur.

Data Retention Characteristics (Pre-Radiation)*

($V_{DD2} = V_{DD2}(\text{min})$, 1 Sec DR Pulse)

Symbol	Parameter	TEMP	Minimum	Maximum	Unit
V_{DR}	V_{DD1} for data retention	--	1.0	--	V
I_{DDR}^1 Device Type 1	Data retention current	-55°C	--	700	μA
		25°C	--	700	μA
		125°C	--	55	mA
I_{DDR}^1 Device Type 2	Data retention current	-40°C	--	700	μA
		25°C	--	700	μA
		125°C	--	55	mA
$t_{EFR}^{1,2}$	Chip deselect to data retention time	--	0	--	ns
$t_R^{1,2}$	Operation recovery time	--	t_{AVAV}	--	ns

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25°C per MILSTD-883 Method 1019, Condition A up to the maximum TID level procured.

1. $\bar{E} = V_{DD2}$ all other inputs = V_{DD2} or V_{SS}
2. $V_{DD2} = 0$ volts to $V_{DD2}(\text{max})$




Figure 5. Low V_{DD} Data Retention Waveform




Figure 6: AC Test Loads and Input Waveforms

Note:

1. Measurement of data output occurs at the low to high or high to low transition mid-point (i.e., CMOS input = $V_{DD2}/2$).





Figure 7. 68-pin Ceramic FLATPACK

Notes:

1. All exposed metal and metalized areas shall be gold plated per MIL-PRF-38535.
2. The lids are electrically connected to V_{SS}.
3. Lead finish is in accordance with MIL-PRF-38535
4. Ceramic shall be dark alumina.
5. Letter designations are to cross reference to MIL-STD-1835.
6. Dogleg geometries are optional within dimensions shown.
7. These areas may have notches and tabs different than shown.
8. Lead true position tolerances and coplanarity are not measured.
9. Packages may be shipped with repaired lead as shown. Coplanarity requirements do not apply in the repaired area.
10. Numbering and lettering on the ceramic are not subject to visual or making criteria.

Ordering Information


Frontgrade Generic Part Numbering Ordering Information



Notes:

1. Lead finish (A, C, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Prototype flow per Frontgrade Colorado Springs Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
4. HiRel Temperature Range flow per Frontgrade Colorado Springs Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.
5. Extended Industrial Range flow per Frontgrade Colorado Springs Manufacturing Flows Document. Devices are tested at -40°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

SMD Part Number Ordering Information



Notes:

1. Lead finish (A, C, or X) must be specified.
2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening

Revision History

Date	Revision #	Author	Change Description	Page #
3/20	A		Added wording addressing read ap note AN-MEM-002 and added timing parameters to AC Characteristics Read Cycle table, figure 3a, and 3b; Updated V _{DD1} , V _{DD2} , VIO abs max limits to match burn-in testing; Obsolete 300krad TID option. 100krad TID is now the maximum available; typo fixes	

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.