

PRONTGRADE DATASHEET UT7R995 & UT7R995C

RadClock™ 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock

> 12/3/2018 Version #: 1.0.0



Features:

- +3.3V Core Power Supply
- +2.5V or +3.3V Clock Output Power Supply
 - Independent Clock Output Bank Power Supplies
- Output frequency range: 6 MHz to 200 MHz
- Bank pair output-output skew < 100 ps
- Cycle-cycle jitter < 50 ps
- 50% ± 2% maximum output duty cycle at 100MHz
- · Eight LVTTL outputs with selectable drive strength
- Selectable positive- or negative-edge synchronization
- · Selectable phase-locked loop (PLL) frequency range and lock indicator
- Phase adjustments in 625 to 1300 ps steps up to ± 7.8 ns
- (1-6,8,10,12) x multiply and (1/2,1/4) x divide ratios
- · Compatible with Spread-Spectrum reference clocks
- Power dissipation can be reduced by powering down unused output banks
- · Power-down mode
- Selectable reference input divider
- Operational environment:
 - Total-dose tolerance: 100 krad (Si)
 - SEL Immune to a LET of 109 MeV-cm²/mg
 - SEU Immune to a LET of 109 MeV-cm²/mg
- HiRel temperature range: -55°C to +125°C
- Packaging options:
 - 48-Lead Ceramic Flatpack
 - 48-Lead QFN development pending/contact factory
- Standard Microcircuit Drawing: 5962-05214
 - QML-Q and QML-V compliant part

Introduction

The UT7R995/UT7R995C is a low-voltage, low-power, eight-output, 6-to-200 MHz clock driver. It features output phase programmability which is necessary to optimize the timing of high-performance microprocessor and communication systems.

The user programs both the frequency and the phase of the output banks through nF[1:0] and DS[1:0] pins. The adjustable phase feature allows the user to skew the outputs to lead or lag the reference clock. Connect any one of the outputs to the feedback input to achieve different reference frequency multiplication and division ratios.

The devices also feature split output bank power supplies that enable banks 1 & 2, bank 3, and bank 4 to operate at a different power supply levels. The ternary PE/HD pin controls the synchronization of output signals to either the rising or the falling edge of the reference clock and selects the drive strength of the output buffers.



To ensure smooth startup of the UT7R995/UT7R995C, independent of the behavior of the reference clock, it is required that the \overline{PD}/DIV pin be held low to reset the device until power up is complete and the reference clock is stable. Similarly, if the frequency range select pin (FS) is changed during operation of the UT7R995/UT7R995C, the \overline{PD}/DIV must be driven low for a minimum of 3µs to guarantee the transition from one FS range to the next, ensuring the reliable start up of the newly selected PLL oscillator.

The UT7R995 interfaces to a LVCMOS/LVTTL clock only. The UT7R995C interfaces to a quartz crystal oscillator only.




Figure 1. 48-Lead Ceramic Flatpack Pin Description




Figure 2. UT7R995 & UT7R995C Block Diagram



Device Configuration

The outputs of the UT7R995/C can be configured to run at frequencies ranging from 6 MHz to 200 MHz. Each output bank has the ability to run at separate frequencies and with various phase skews. Furthermore, numerous clock division and multiplication options exist.

The following discussion and list of tables will summarize the available configuration options for the UT7R995/C. Tables 1 through 12, are relevant to the following configuration discussions.

- Table 1. Feedback Divider Settings (N-factor)
- Table 2. Reference Divider Settings (R-Factor)
- Table 3. Output Divider Settings Bank 3 (K-factor)
- Table 4. Output Divider Settings Bank 4 (M-Factor)
- · Table 5. Frequency Divider Summary
- Table 6. Calculating Output Frequency Settings
- Table 7. Frequency Range Select
- · Table 8. Multiplication Factor (MF) Calculation
- Table 9. Signal Propagation Delays in Various Media
- Table 10: Output Skew Settings
- · Table 11. PE/HD Settings
- · Table 12. Power Supply Constraints

Divider Configuration Settings

The feedback input divider is controlled by the 3-level DS[1:0] pins as indicated in Table 1 and the reference input divider is controlled by the 3-level \overline{PD}/DIV pin as indicated in Table 2. Although the Reference divider will continue to operate when the UT7R995/C is in the standard TEST mode of operation, the Feedback Divider will not be available.

Table 1: Feedback Divider Settings (N-factor)

DS[1:0]	Feedback Input Divider - (N)	Permitted Output Divider (K or M) Connected to FB
LL	2	1, 2 or 4
LM	3	1, 2 or 4
LH	4	1, 2, or 4
ML	5	1 or 2
ММ	1	1, 2, or 4
МН	6	1 or 2
HL	8	1 or 2
НМ	10	1
нн	12	1



Table 2 Reference Divider Settings (R-factor)

PD/DIV	Operating Mode	Reference Input Divider - (R)
LOW ¹	Powered Down	Not Applicable
MID	Normal Operation	2
HIGH	Normal Operation	1

Note:

1. When $\overline{PD}/DIV = LOW$, the device enters power-down mode.

In addition to the reference and feedback dividers, the UT7R995/C includes output dividers on Bank 3 and Bank 4, which are controlled by 3F[1:0] and 4F[1:0] as indicated in Tables 3 and 4, respectively.

Table 3: Output Divider Settings - Bank 3 (K-factor)

3F(1:0)	Bank 3 Output Divider - (K)
LL	2
нн	4
Other 1	1

Note:

1. These states are used to program the phase of the respective banks. Please see Equation 1 along with Tables 8 and 10.

Table 4: Output Divider Settings - Bank 4 (M-factor)

4F[1:0]	Bank 4 Output Divider (M)
LL	2
Other 1	1

Note:

1. These states are used to program the phase of the respective banks. Please see Equation 1 along with Tables 8 and 10.

Each of the four divider options and their respective settings are summarized in Table 5. By applying the divider options in Table 5 to the calculations shown in Table 6, the user determines the proper clock frequency for every output bank.

Table 5: Frequency Divider Summary

Division Factors	Available Divider Settings
N	1, 2, 3, 4, 5, 6, 8, 10, 12
R	1, 2
К	1, 2, 4
М	1, 2



Table 6 Calculating Output Frequency Settings

Configuration		Output Frequency	
Clock Output Connected to FB	1Q[1:0] ¹ and 2Q[1:0] ¹	3Q[1:0]	4Q[1:0]
1Qn or 2Qn	(N/R) * f _{XTAL}	(N/R) * (1/K) * f _{XTAL}	(N/R) * (1/M) * f _{XTAL}
3Qn	(N/R) * K * f _{XTAL}	(N/R) * f _{XTAL}	(N/R) * (K/M) * f _{XTAL}
4Qn	(N/R) * M * f _{XTAL}	(N/R) * (M/K) * f _{XTAL}	(N/R) * f _{XTAL}

Note:

1. These outputs are undivided copies of the VCO clock. Therefore, the formulas in this column can be used to calculate the nominal VCO operating frequency (fNOM) at a given reference frequency (fXTAL) and the divider and feedback configuration. The user must select a configuration and a reference frequency that will generate a VCO frequency that is within the range specified by FS pin. Please see Table 7.

1.2 Frequency Range and Skew Selection

The PLL in the UT7R995/C operates within three nominal frequency ranges. Depending upon the desired PLL operating frequency, the user must define the state of the ternary FS control pin. Table 7 defines the required FS selections based upon the nominal PLL operating frequency ranges. Because the clock outputs on Bank 1 and Bank 2 do not include a divider option, they will always reflect the current frequency of the PLL. Reference the first column of equations in Table 6 to calculate the value of fNOM for any given feedback clock.

Table 7: Frequency Range Select

FS	Nominal PLL Frequency Range (f _{NOM})		
L	24 to 50 MHz		
M	48 to 100MHz		
Н	96 to 200 MHz		

Selectable output skew is in discrete increments of time unit (t_U) . The value of tU is determined by the FS setting and the PLL's operating frequency (f_{NOM}) . Use the following equation to calculate the time unit (t_U) :

Equation 1.
$$t_u = \frac{1}{(f_{NOM} * MF)}$$

The f_{NOM} term, which is calculated with the help of Table 6, must be compatible with the nominal frequency range selected by the FS signal as defined in Table 7. The multiplication factor (MF), also determined by FS, is shown in Table 8. The UT7R995/C output skew steps have a typical accuracy of +/- 15% of the calculated time unit (t_U).

After calculating the time unit (t_U) based on the nominal PLL frequency (f_{NOM}) and multiplication factor (MF), the circuit designer plans routing requirements of each clock output and its respective destination receiver. With an understanding of signal propagation delays through a conductive medium (see Table 9), the designer specifies trace lengths which ensure a signal propagation delay that is equal to one of the tU multiples show in Table 10. For each output bank, the tU skew factors are selected with the tri-level, bank-specific, nF[1:0] pins.



Table 8 MF Calculation

FS	MF	fNOM examples that result in a tU of 1.0ns	
L	32	31.25 MHz	
М	16	62.5 MHz	
Н	8	125 MHz	

Table 9: Signal Propagation Delays in Various Media

Medium	Propagation Delay (ps/inch)	Dielectric Constant
Air (Radio Waves)	85	1.0
Coax. Cable (75% Velocity)	113	1.8
Coax. Cable (66% Velocity)	129	2.3
FR4 PCB, Outer Trace	140 - 180	2.8 - 4.5
FR4 PCB, Inner Trace	180	4.5
Alumina PCB, Inner Trace	240 - 270	8-10

Table 10: Output Skew Settings⁴

nF[1:0]	Skew 1Q[1:0], 2Q[1:0]	Skew 3Q[1:0]	Skew 4Q[1:0]
LL ^{1,2}	-4t _U	Divide by 2	Divide by 2
LM	-3t _U	-6t _U	-6t∪
LH	-2t _U	-4t _U	-4t _U
ML	-1t _U	-2t _U	-2t _U
MM	Zero Skew	Zero Skew	Zero Skew
MH	+1t _U	+2t _U	+2t _U
HL	+2t _U	+4 _U	+4t _U
НМ	+3t _U	+6t _U	+6t _U
HH ²	+4t _U	Divide by 4	Inverted 3

Notes:

- 1. nF[1:0] = LL disables bank specific outputs if TEST=MID and $\overline{SOE} = HIGH$.
- 2. When TEST=MID or HIGH, the Divide-by-2, Divide-by-4, and Inversion-options function as defined in Table 9.
- 3. When 4Q[1:0] are set to run inverted (4F[1:0] = HH), SOE disables these outputs HIGH when PE/HD = HIGH or MID, SOE disables them LOW when PE/HD = LOW.
- 4. Skew accuracy is within +/- 15% of n*t_U where "n" is the selected number of skew steps. Supplied as a design limit, but not tested or guaranteed.

A graphical summary of Table 10 is shown in Figure 3. The drawing assumes that the FB input is driven by a clock output programmed with zero skew. Depending upon the state of the nF[1:0] pins the respective clocks will be skewed, divided, or inverted relative to the feedback output as shown in Figure 3.



1.3 Output Drive, Synchronization, and Power Supplies

The UT7R995/C employs flexible output buffers providing the user with selectable drive strengths, independent power supplies, and synchronization to either edge of the reference input. Using the 3-level PE/HD pin, the user selects the reference edge synchronization and the output drive strength for all clock outputs. The options for edge synchronization and output drive strength selected by the PE/HD pin are listed in Table 11.

Table 11: PE/HD Settings

PE/HD	Synchronization	Output Drive Strength 1
L	Negative	Low Drive
М	Positive	High Drive
Н	Positive	Low Drive

Note:

1. Please refer to "DC Parameters" section for IOH/IOL specifications.




Figure 3. Typical Outputs with FB Connected to a Zero-Skewed Output



When the outputs are configured for low drive operation, they will provide a minimum 12mA of drive current regardless of the selected output power supply. If the outputs are configured for high drive operation, they will provide a minimum 24mA of drive current under a 3.3V power supply and 20mA when powered from a 2.5V supply.

The UT7R995/C features split power supply buses for Banks 1 and 2, Bank 3, and Bank 4. These independent power supplies enable the user to obtain both 3.3V and 2.5V output signals from one UT7R995/C device. The core power supply (V_{DD}) must run from a 3.3V power supply. Table 12 summarizes the various power supply options available with the UT7R995/C.

Table 12. Power Supply Constraints¹

V_{DD}	V _{DD} Q1	V _{DD} Q3	V _{DD} Q4
3.3V	3.3V or 2.5V	3.3V or 2.5V	3.3V or 2.5V

Note:

1. $V_{DD}Q1/3/4$ must not be set at a level higher than that of V_{DD} .

1.4 Reference Clock Interfaces

An external, LVCMOS/LVTTL, digital clock is used to drive the UT7R995. The reference clock signal should drive the XTAL1 input of the RadClock, and the XTAL2 output should be left unconnected (see Figure 4). **Note, for the UT7R995 only, the XTAL2 pin is defined as a no-connect.**




Figure 4. UT7R995 LVCMOS/LVTTL Clock Interface



The UT7R995C interfaces only to a quartz crystal oscillator. XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier within the UT7R995C. This inverting amplifier provides the initial 180° phase shift of the reference clock whose frequency, and subsequent 180° phase shift, is set by the quartz crystal and its surrounding RLC network. Figure 5 shows a typical pierce-oscillator with tank-circuit that will support reliable startup of fundamental and odd-harmonic, ATcut, quartz crystals.




Figure 5. UT7R995C Pierce Crystal Oscillator with Tank Circuit

Fundamental Frequency Pierce Crystal Oscillator

Rdc = $\sim 10M\Omega$; L1 = Not Used; Cdc = Not Used

C2 is used to tune the circuit for stable oscillation. Typical values for C2 range from 30pF to 50pF.

R1 and C1 are selected to create a time constant that facilitates the fundamental frequency (fF) of the quartz crystal as defined in equation 2.

Equation 2.
$$f_F = \frac{1}{(2\pi * R1 * C1)}$$

As an example, selecting a value of 100Ω for R1 and 80pF for C1 would facilitate the reliable operation of a 20MHz, AT-cut, quartz crystal.

Higher Frequency Pierce Crystal Oscillator

Rdc = $^{\sim}10M\Omega$; Cdc = $^{\sim}1.5nF$; C2 = Tuning capacitor similar to prior example

R1 and C1 are selected to create a time constant that facilitates the overtone frequency (fOT) of the quartz crystal as shown in equation 3.

Equation 3.
$$f_{OT} = \frac{1}{(2\pi * R1 * C1)}$$



Additionally, L1 is selected such that its relationship with C1 facilitates a frequency falling between the fundamental frequency (f_{F}) and the specified overtone frequency (f_{OT}) of the quartz crystal as shown in equation 4.

Equation 4.
$$f_{M} = \frac{1}{(2\pi * \sqrt{L1*C1})}$$

As an example, selecting the following component values will result in a 50MHz Pierce Crystal Oscillator based upon an 3rd overtone, AT-cut, quartz crystal having a fundamental frequency of 16.6666MHz.

- Rdc = 10MΩ;
- Cdc = 1.5nF;
- C2 = 30pF; R1 = 50Ω ;
- C1 = 55pF;
- L1 = 300nH
- fF = 16.6666MHz;
- fOT = 50MHz

2.0 Operational Environment

Table 13: Operational Environment

Parameter	Limit	Units
Total Ionizing Dose (TID)	1E5	rads(Si)
Single Event Latchup (SEL) ^{1,2}	>109	MeV-cm ² /mg
Onset Single Event Upset (SEU) LET Threshold ^{3,4}	>109	MeV-cm²/mg
Onset Single Event Transient (SET) LET Threshold (@ 50MHz; FS=L) ⁵	>74	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm²

- 1. The UT7R995/C are latchup immune to particle LETs >109 MeV-cm²/mg.
- 2. Worst case temperature and voltage of TC = ± 125 °C, $V_{DD} = 3.6V$, $V_{DD}Q1/Q3/Q4 = 3.6V$ for SEL.
- 3. Worst case temperature and voltage of TC = +25°C, V_{DD} = 3.0V, $V_{DD}Q1/Q3/Q4$ = 3.0V for SEU.
- 4. All SEU data specified in this datasheet is based on the storage elements used in the UT7R995/C.
- 5. For characterization data on the UT7R995/C SET performance over allowable operating ranges, please contact the factory.



3.0 Pin Description

Flatpack Pin No.	Name	I/O	Туре			Description		
37	XTAL ¹	I	LVTTL	input must be driv If a quartz crystal	Primary reference clock input. When interfacing a single-ended reference clock to the UT7R995, this input must be driven by an LVTTL/LVCMOS clock source. If a quartz crystal is used as the reference clock source (UT7R995C only), the second pin on the crystal must be connected to XTAL2.			
	N/C			No Connect. UT7F	R995 Only.			
36	XTAL2	О	N/A				en a crystal is used to supply the second terminal of the quartz	
13	FB	1	LVTTL		or the PLL. When FB is ncy, unless the device	•	tive clock output the PLL will r down.	un to its
28	TEST ¹	I	3-Level	XTAL1 reference f			HIGH level, it disables the PLL a or the conditions described in	
3	SOE	I	LVTTL	Each clock output output clock. Whe and 3Q1 will alwa state when PE/HD. The disabled state table illustrates the 4F[1:0]. PE/HD LOW MID HIGH *All other combin MID or HIGH, and When TEST is held enable/disable codisables the corre	that is controlled by the HIGH, sOE disables ys enter a LOW state of is LOW . The of 4Q0 and 4Q1 is determined disabled state of base of 4F[1:0]* HH HH HH HH HH HH HH HH HH	the sOE pin is synchrall clocks except 2Q when PE/HD is MID ependent upon the sank 4 outputs as they LOW HIGH HIGH esult in 4Q0 and 4Q a HIGH state when sOE is HIGH, the nF to bank, excluding back.	[1:0] pins act as individual out nk 2. Setting both nF[1:0] signa	the individual (0, 1Q1, 3Q0, into a HIGH e following f PE/HD and when PE/HD is put als LOW
1, 2, 24, 25, 26, 27, 47, 48	nF[1:0]	I	3-Level	Set soe Low to place the UT7R995/C RadClock™ outputs into their normal operating modes. Output divider and phase skew selection for each output bank. Please see Tables 3, 4, 5, 6, and 9 for a complete explanation of the nF[1:0] control functions and their effects on output frequency and skew.			, 6, and 9 for	
46	FS	ı	3-Level	VCO operating fre	equency range selecti	on. Please see Table	es 7 and 8.	
8, 9, 17, 18,31,32, 41, 42	nQ[1:0]	0	LVTTL	Four clock banks of two outputs each. Please see Table 6 for frequency settings and Table 9 for skew settings.				
22, 23	DS[1:0]	I	3-Level		Feedback input divider selection. Please see Table 1 for a summary of the feedback input divider settings.			



Flatpack Pin No.	Name	1/0	Туре		D	escrip	otion	
5	PE/HD I 3-Level			pin controls which edg	ge of the reference inpu strength of the output o	t synch	c drive strength selection. ronizes the clock outputs. ffers. The following table Output Drive Strength Low Drive	The HD portion of this
				MID	Positive Edge		High Drive	
				HIGH	Positive Edge		Low Drive	
					•	_	th while the high drive cond r supply guarantee a high d	
4	PD/DIV	I	3-Level	selects the input referer is independent of the bureset to the PLL. The following DDIV CLOW PMID N	nce divider. Holding the p ehavior of the reference o	in low d clock. Th the ope	nction pin controls the power uring power up ensures cleare pin may also be driven lower that the power attended by the Reference Divider	an RadClock startup that wat any time to force a
20	LOCK	Ο	LVTTL	indicates that the PLL following table indicate pin to change states is FS LOC L 1.6i M 1.6i H 800 ** Note: The LOCK pin RadClock is in a normal reference clock is supply normal operating modernating any logical december of the AC tile.	is not locked and the outes, the level of phase all dependent upon the from the from the from the stypical postupical postupical postupical postupical postupical postupical postupical mode of operation (e. polied to the XTAL1 input the and the LOCK pin matricisions until the device is ming specification to despite the stypical postupical p	d as a vag. PD/E). Until y be HIGs in a notetermin	t the PLL is in a locked cornay not be synchronized to be the synchronized to be the sy range selected by the FS alid output when the by MID or HIGH, TEST = these conditions are met, GH or LOW and therefore ormal operating mode. Repet the delay for the LOCK per application of a clock to	to the input. As the chat will cause the LOCK input. LOW, and a valid RadClock is not in a should not be used in ference the tLOCK bin to become valid
43	V _{DD} Q4	PWR	Power	Power supply for Ban	k 4 output buffers. Plea	se see	Table 12 for supply level c	onstraints
7	V _{DD} Q3	PWR	Power	Power supply for Ban	k 3 output buffers. Plea	se see	Table 12 for supply level c	onstraints.
19, 30	V _{DD} Q1	PWR	Power	Power supply for Ban	k 1 and Bank 2 output b	ouffers.	Please see Table 12 for su	upply level constraints.
6, 12,14, 35, 38	V _{DD}	PWR	Power	Power supply for inte	rnal circuitry. Please se	e Table	12 for supply level constr	aints.
10,11,15, 16, 21,29, 33, 34, 39, 40, 44,45	V _{SS}	PWR	Power	Ground				

Note:

1. When TEST = MID and $\overline{\text{SOE}}$ = HIGH, the PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.



4.0 Absolute Maximum Ratings¹

(Referenced to Vss)

Symbol	Description	Limits	Units
V _{DD}	Core Power Supply Voltage	-0.3 to 4.0	V
V _{DD} Q1, V _{DD} Q3, and V _{DD} Q4	Output Bank Power Supply Voltage	-0.3 to 4.0	V
V _{IN}	Voltage Any Input Pin	-0.3 to V _{DD} + 0.3	V
V _{OUT}	Voltage Any Clock Bank Output	-0.3 to V _{DD} Qn + 0.3	V
Vo	Voltage on XTAL2 and LOCK Outputs	-0.3 to V _{DD} + 0.3	V
I _I	DC Input Current	±10	mA
P _D	Maximum Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-65 to +150	°C
Tı	Maximum Junction Temperature ²	+150	°C
O JC	Thermal Resistance, Junction to Case	15	°C/W
ESD _{HBM}	ESD Protection (Human Body Model) - Class II	3000	V

Notes:

- 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- 2. Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.

5.0 Recommended Operating Conditions:

Symbol	Description	Limits	Units
V_{DD}	Core Operating Voltage	3.0 to 3.6	V
$V_{DD}Q1$, $V_{DD}Q3$, and $V_{DD}Q4$	Output Bank Operating Voltage	2.25 to 3.6	V
V _{IN}	Voltage Any Configuration and Control Input	0 to V _{DD}	V
V _{OUT}	Voltage Any Bank Output	0 to V _{DD} Qn	V
T _C	Case Operating Temperature	-55 to +125	°C



6.0 DC Input Electrical Characteristics (Pre- and Post-Radiation)*

 $(V_{DD} = +3.3V \pm 0.3V; T_C = -55^{\circ}C \text{ to } +125^{\circ}C)$

Symbol	Description	Conditions		MIN	MAX	Units
V _{IH} ⁴	High-level input voltage (XTAL1, FB and sOE inputs)			2.0		V
V _{IL} ⁴	Low-level input voltage (XTAL1, FB and sOE inputs)				0.8	V
V _{IHH} ^{1,3}	High-level input voltage			V _{DD} - 0.6		V
V _{IMM} ^{1,3}	Mid-level input voltage			V _{DD} ÷2 - 0.3	V _{DD} ÷2 + 0.3	V
V _{ILL} ^{1,3}	Low-level input voltage				0.6	V
I _{IL}	Input leakage current (XTAL1, FB and sOE inputs	V _{IN} = V _{DD} or V _{SS} ; V _{DD} = Max		-5	5	μΑ
		HIGH, V _{IN} = V _{DD}			200	μΑ
I_{3L}^{1}	3-Level input DC current	MID, $V_{IN} = V_{DD}/2$		-50	50	μΑ
		LOW, V _{IN} = V _{SS}		-200		μΑ
		$V_{DD} = V_{DD}Qn = +3.0V;$ TEST & $\overline{\text{SOE}} = \text{HIGH};$	T _C = +25°C		100	μΑ
I_{DDPD}	Power-down current	XTAL1, PD/DIV, FB, FS, & PE/ HD = LOW;	T _C = +125°C		150	μА
		All other inputs are floated; Outputs are not loaded	T _C = -55°C		4.5	mA
C _{IN-2L} ²	Input pin capacitance 2-level inputs	f = 1MHz @ 0V; V _{DD} = Max		8.5		pF
C _{IN-3L} ²	Input pin capacitance 3-level inputs	f = 1MHz @ 0V; V _{DD} = Max		15		pF

- 1. Internal termination resistors bias unconnected inputs to V_{DD}/2 ± 0.3V. The 3-level inputs include: TEST, PD/DIV, PE/HD, FS, nF[1:0], DS[1:0].
- 2. Capacitance is measured for initial qualification and when design changes may affect the input/output capacitance. Capacitance is measured between the designated terminal and V_{SS} at a frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 3. Pin FS is guaranteed by functional testing.
- 4. For pin FB, this specification is supplied as a design limit, but is neither guaranteed nor tested.

^{*} Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to a TID level of 1.0E5 rad(Si).



7.0 DC Output Electrical Characteristics (Pre- and Post-Radiation)*

 $(V_{DD}Qn = +2.5V \pm 10\%; V_{DD} = +3.3V \pm 0.3V; T_{C} = -55^{\circ}C \text{ to } +125^{\circ}C)$

Symbol	Description	Conditions		MIN	MAX	Units
		I _{OL} = 12mA (PE/HD = LOW or HIGH); (Pin	s: nQ[1:0])		0.4	V
V_{OL}	Output low voltage	I _{OL} = 20mA (PE/HD = MID); (Pins: nQ[1:0])		0.4	V
		I _{OL} = 2mA (Pins: LOCK)			0.4	V
		I_{OH} = -6mA (PE/HD=LOWorHIGH); (Pins: IV _{DD} Qn = +2.25V)	nQ[1:0];	2.0		V
		I_{OH} = -10mA (PE/HD=LOWorHIGH); (Pins: $V_{DD}Qn$ = +2.375V)	nQ[1:0];	2.0		V
V _{OH}	High-level output voltage	I _{OH} = -10mA (PE/HD = MID); (Pins: nQ[1:0 V _{DD} Qn = +2.25V)	0];	2.0		V
		I _{OH} = -20mA (PE/HD = MID); (Pins: nQ[1:0 V _{DD} Qn =+2.375V)	0];	2.0		V
		I _{OH} = -2mA (Pins: LOCK)		2.4		V
	Short-circuit output	$V_O = V_{DD}Qn$ or V_{SS} ; $V_{DD}Qn = +2.75V$; PE/H	D = MID	-500	500	mA
I _{OS} Qn ²	current	$V_O = V_{DD}Qn$ or V_{SS} ; $V_{DD}Qn = +2.75V$; PE/H	D = LOW or HIGH	-300	300	mA
		@200MHz (FS = HIGH); V _{DD} = Max;	UT7R995		200	mA
I _{DDOP} ^{3,5,6} Dynamic supply (D a maile accomplete accompany	L	UT7R995C		280	mA
	Dynamic supply current	@50MHz (FS = LOW); V _{DD} = Max;	UT7R995		130	mA
		$V_{DD}Qn = +2.75V$; $C_L = 20pF/output$	UT7R995C		145	mA
C _{OUT} ⁴	Output pin capacitance	f= 1MHz @ 0V; V _{DD} = Max; V _{DD} Qn = +2.7	5V	15		pF
		I _{OL} = 12mA (PE/HD = LOW or HIGH); (Pins: nQ[1:0])			0.4	V
V _{OL}	Output low voltage	I _{OL} = 24mA (PE/HD = MID); (Pins: nQ[1:0])			0.4	V
		I _{OL} = 2mA (Pins: LOCK)			0.4	V
		I _{OH} = -12mA (PE/HD=LOW or HIGH); (Pin	s: nQ[1:0];	2.4		v
V _{OH}	High-level output voltage	I _{OH} = -24mA (PE/HD = MID); (Pins: nQ[1:0])				v
		I _{OH} = -2mA (Pins: LOCK)				V
	Chart circuit output	$V_O = V_{DD}Qn$ or V_{SS} ; $V_{DD}Qn = +3.6V$; PE/HD = MID		-600	600	mA
osQn ²	Short-circuit output current	$V_O = V_{DD}Qn$ or V_{SS} ; $V_{DD}Qn = +3.6V$; PE/HD = LOW or HIGH			300	mA
		@200MHz (FS = HIGH); V _{DD} = Max;	UT7R995		250	mA
256		V _{DD} Qn = +3.6V; CL = 20pF/output	UT7R995C		360	mA
DDOP ^{3,5,6}	Dynamic supply current	@50MHz (FS = LOW); V _{DD} = Max;	UT7R995		150	mA
		$V_{DD}Qn = +3.6V$; CL = 20pF/output	UT7R995C		160	mA
C _{OUT} ⁴	Output pin capacitance	f= 1MHz @ 0V; V _{DD} = Max; V _{DD} Qn = +3.6	V	15	1	pF
	1	, , , , , , , , , , , , , , , , , , , ,				<u> </u>



Notes:

- * Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to a TID level of 1.0E5 rad(Si).
 - 1. Unless otherwise noted, these tests are performed with V_{DD} and V_{DD}Qn at their minimum levels.
 - 2. Supplied as a design limit. Neither guaranteed nor tested.
 - 3. When measuring the dynamic supply current, all outputs are loaded in accordance with the equivalent test load defined in figure 10.
 - 4. Capacitance is measured for initial qualification and when design changes may affect the input/output capacitance. Capacitance is measured between the designated terminal and V_{SS} at a frequency of 1MHz and a signal amplitude of 50mV rms maximum.
 - 5. For the UT7R995, the 200MHz test condition is based on an XTAL1 frequency of 200MHz. For the UT7R995C, the 200MHz test condition is based on an XTAL1 frequency of 16.666667MHz, and a N-divider setting of 12.
 - 6. To reduce power consumption for the device, the user may tie the unused V_{DD}Qn pins to V_{SS}.

8.0 AC Input Electrical Characteristics (Pre- and Post-Radiation)*

 $(V_{DD} = V_{DD}Qn = +3.3V \pm 0.3V; T_C = -55^{\circ}C \text{ to } +125^{\circ}C)^{1}$

Symbol	Description	Conditions	MIN	MAX	Units
t _R , t _F ^{2,3}	Input rise/fall time	VIH(min)-VIL(max)		20	ns/V
t _{PWC} ⁶	Input clock pulse	HIGH or LOW	2		ns
t _{XTAL} ⁷	Input clock period	1÷F _{XTAL}	5	500	ns
t _{DCIN} 6	Input clock duty cycle	HIGH or LOW	10	90	%
		FS = LOW; PD/DIV = HIGH	2	50	MHz
		FS = LOW; PD/DIV = MID	4	100	MHz
f _{XTAL} 4, 5, 7		FS = MID; PD/DIV = HIGH	4	100	MHz
Digital reference input frequency		FS = MID; PD/DIV = MID	8	200	MHz
		FS = HIGH; PD/DIV = HIGH	8	200	MHz
		FS = HIGH; PD/DIV = MID	16	200	MHz

- 1. Reference Figure 11 for clock output loading circuit that is equivalent to the load circuit used for all AC testing. The input waveform used to test these parameters is shown in Figure 9.
- 2. Supplied only as a design guideline, neither tested nor guaranteed.
- 3. When driving the UT7R995C with a crystal, the XTAL1 pin does not define maximum input rise/fall time.
- 4. Although the input reference frequencies are defined as-low-as 2MHz, the N and R dividers must be selected to ensure the PLL operates from 24MHz-50MHz when FS = LOW, 48MHz-100MHz when FS = MID, and 96MHz-200MHz when FS = HIGH.
- 5. The UT7R995C is guaranteed by characterization for quartz crystal frequencies ranging from 2MHz to 48MHz. Contact the factory for support using quartz crystals that oscillate above 48MHz.
- 6. For the UT7R995C only, this parameter is guaranteed by characterization, but not tested.
- 7. For the UT7R995C only, this parameter is guaranteed by characterization, but only tested for frequencies <100 MHz.

^{*} Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.



9.0 AC Output Electrical Characteristics (Pre- and Post-Radiation)*

 $(V_{DD} = +3.3V \pm 0.3V; T_C = -55^{\circ}C \text{ to } +125^{\circ}C)$

Symbol	Description	Condi	tions	MIN	MAX	Units
f _{OR}	Output frequency range	$V_{DD}Qn = +3.3V$		6	200	MHz
VCO _{LR}	VCO lock range	$V_{DD}Qn = +3.3V$			200	MHz
VCO _{LBW} ²	VCO loop bandwidth	$V_{DD} = V_{DD}Qn = +3.3V$; TC = Room	Temperature	0.25	3.5	MHz
t _{SKEWPR} 3,8	Matched-pair skew	Skew between the earliest and the same bank.	ne latest output transitions within		100	ps
t _{SKEW0} 3,8		Skew between the earliest and the all outputs at OtU.	ne latest output transitions among		200	ps
t _{SKEW1} 3		Skew between the earliest and the outputs for which the same phase			200	ps
t _{SKEW2} 3	Output-output skew	Skew between the nominal outp output falling edge	ut rising edge to the inverted		500	ps
t _{SKEW3} 3		Skew between non-inverted out frequencies.	outs running at different		500	ps
t _{SKEW4} 3		Skew between nominal to inverted outputs running at different frequencies.			600	ps
t _{SKEW5} ³		Skew between nominal outputs at	different power supply levels.		650	ps
t _{PART} 8	Part-part skew	Skew between the outputs of any two devices under identical settings and conditions ($V_{DD}Qn$, V_{DD} , temp, air flow, frequency, etc).			450	ps
t _{PD0} 4,8,9	XTAL1 to FB propagation delay	$V_{DD} = V_{DD}Qn = +3.3V$; TC = Room	Temperature	-250	+250	ps
		fout ≤ 100 MHz, measured at V _{DI}	p÷2	48	52	%
t _{ODCV} ⁸	Output duty cycle	fout > 100 MHz, measured at V _{DI}	p÷2	45	55	%
t _{PWH}	Output high time deviation from 50%	Measured at 2.0V; V _{DD} Qn = +3.3V	/		1.5	ns
t _{PWL}	Output low time deviation from 50%	Measured at 0.8V; V _{DD} Qn = +3.3V	Į.		2.0	ns
		Measured as transition time	PE/HD = HIGH	0.30	1.5	ns
t _{ORISE} 8	October 1997 (fell bins	between V_{OH} = +1.7V and V_{OL} = +0.7V for V_{DD} = 3.0V; $V_{DD}Qn$ = +2.25V; C_L = 40pF	PE/HD = MID	0.25	1.25	ns
& t _{OFALL}	Output rise/fall time	Measured as transition time	PE/HD = HIGH	0.20	1.25	ns
FOFALL		between V_{OH} = +2.0V and V_{OL} = +0.8V for V_{DD} = 3.6V; $V_{DD}Qn$ = +3.3V; C_L = 40pF	PE/HD = MID	0.10	1.0	ns
t _{LOCK} ⁵	PLL lock time	·			0.5	ms
		FS = LOW		1.6ns ±	200ps typ.	ns
t _{LOCKRES} ^{2,6}	LOCK Pin Resolution	FS = MID			1.6ns ± 200ps typ.	
		FS = HIGH	800ps ± 100ps typ		: 100ps typ.	ps
t _{CCJ} 7	Cycle-cycle jitter	Divide by 1 output frequency, FB	= divide by 12		50	ps



- 1. Reference Figure 11 for clock output loading circuit that is equivalent to the load circuit used for all AC testing.
- 2. Supplied as a design guideline. Neither guaranteed nor tested.
- 3. Test load = 40pF, terminated to $V_{DD} \div 2$. All outputs are equally loaded. See figure 11.
- 4. tPD is measured at 1.5V for V_{DD} = 3.3V with XTAL1 rise/fall times of 1ns between 0.8V-2.0V.
- 5. tLOCK is the time that is required before outputs synchronize to XTAL1 as determined by the phase alignment between the XTAL1 and FB inputs. This specification is valid with stable power supplies which are within normal operating limits.
- 6. Lock detector circuit will monitor the phase alignment between the XTAL1 and FB inputs. When the phase separation between these two inputs is greater than the amount listed, then the LOCK pin will drop low signaling that the PLL is out of lock.
- 7. This parameter is guaranteed by measuring cycle-cycle jitter on 55,000, back-to-back clock cycles.
- 8. Guaranteed by characterization, but not tested.
- 9. This parameter was characterized for the UT7R995 only. UT7R995C Min. and Max. values may differ.




Figure 6. AC Timing Diagram




Figure 7. +3.3V LVTTL Output Waveform




Figure 8. +2.5V LVTTL Output Waveform




Figure 9. +3.3V LVTTL Input Test Waveform






Figure 10. Output Test Load Circuit for LOCK and Dynamic Power Supply Current Measurements




Figure 11. Clock Output AC Test Load Circuit

Note: This is not the recommended termination for normal user operation



Packaging






Figure 12. 48-lead Ceramic

- 1. All exposed metallized areas are gold plated over electrically plated nickel per MIL-PRF-38535.
- 2. The lid is electrically connected to V_{SS}.
- 3. Lead finishes are in accordance with MIL-PRF-38535.
- 4. Dimension symbology is in accordance with MIL-PRF-38535.
- 5. Lead position and coplanarity are not measured.
- 6. ID mark symbol is vendor option: no alphanumerics.




Ordering Information





- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per UTMC Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. HiRel Temperature Range flow per CAES Colorado Springs Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.



- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q and QML V are not available without radiation hardening.



Revision History

Date	Revision #	Author	Change Description	Page #
8-15		вм	Last official release	
10-15		вм	Page 1 added Power dissipation bullet	
1-16		ВМ	Edited radiation levels to 1E5	
3-17		вм	Page 1 edited last paragraph, page 9edited 1.4 paragraphs and graphics, page11, edited 3.0 Pin Descriptions. Added note #9 on AC page 20	
12-18		вм	Pages 1, 11, 12, 13, 15, 20 and 21 removed all references to Extended industrial temp: -40°C to +125°C	

Datasheet Definitions

	Definition
Advanced Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

Frontgrade Technologies Proprietary Information Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.