




# **FRONTGRADE**

## **DATASHEET**

### **UT54ACS157/UT54ACTS157**

Quadruple 2 to 1 Multiplexers

11/1/2010

Version #: 1.0

## Features

- 1.2μ CMOS
  - > Latchup immune
- High speed
- Low power consumption
- Single 5-volt supply
- Available QML Q or V processes
- Flexible package
  - > 16-pin DIP
  - > 16-lead flatpack
- UT54ACS157 - SMD 5962-96552
- UT54ACTS157 - SMD 5962-96553

## Description

The UT54ACS157 and the UT54ACTS157 are monolithic data selectors/multiplexers. A 4-bit word is selected from one of two sources and is routed to the four outputs. A separate strobe input,  $\overline{G}$ , is provided.

The devices are characterized over the full military temperature range of -55°C to +125°C.

## Function Table

| Inputs                   |                            |      |   | Output |
|--------------------------|----------------------------|------|---|--------|
| Strobe<br>$\overline{G}$ | Select<br>$\overline{A/B}$ | Data |   | Y      |
|                          |                            | A    | B |        |
| H                        | X                          | X    | X | L      |
| L                        | L                          | L    | X | L      |
| L                        | L                          | H    | X | H      |
| L                        | H                          | X    | L | L      |
| L                        | H                          | X    | H | H      |

## Pinouts




Figure 1: 16-Pin DIP, Top View





Figure 2: 16-Lead Flatpack, Top View


## Logic Symbol



### Note:

1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### Logic Diagram



### Operational Environment<sup>1</sup>

| Parameter                  | Limit  | Units                   |
|----------------------------|--------|-------------------------|
| Total Dose                 | 1.0E6  | rads(Si)                |
| SEU Threshold <sup>2</sup> | 80     | MeV-cm <sup>2</sup> /mg |
| SEL Threshold              | 120    | MeV-cm <sup>2</sup> /mg |
| Neutron Fluence            | 1.0E14 | n/cm <sup>2</sup>       |

#### Notes:

- Logic will not latchup during radiation exposure within the limits defined in the table.
- Device storage elements are immune to SEU affects.

## Absolute Maximum Ratings

| Symbol        | Parameter                              | Limit                | Units |
|---------------|----------------------------------------|----------------------|-------|
| $V_{DD}$      | Supply voltage                         | -0.3 to 7.0          | V     |
| $V_{I/O}$     | Voltage any pin                        | -.3 to $V_{DD} + .3$ | V     |
| $T_{STG}$     | Storage Temperature range              | -65 to +150          | °C    |
| $T_J$         | Maximum junction temperature           | +175                 | °C    |
| $T_{LS}$      | Lead temperature (soldering 5 seconds) | +300                 | °C    |
| $\Theta_{JC}$ | Thermal resistance junction to case    | 20                   | °C/W  |
| $I_I$         | DC input current                       | ±10                  | mA    |
| $P_D$         | Maximum power dissipation              | 1                    | W     |

### Note:

- Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

| Symbol   | Parameter             | Limit         | Units |
|----------|-----------------------|---------------|-------|
| $V_{DD}$ | Supply voltage        | 4.5 to 5.5    | V     |
| $V_{IN}$ | Input voltage any pin | 0 to $V_{DD}$ | V     |
| $T_C$    | Temperature range     | -55 to + 125  | °C    |

## DC Electrical Characteristics<sup>7</sup>

( $V_{DD} = 5.0V \pm 10\%$ ;  $V_{SS} = 0V^6$ ,  $-55^{\circ}C < T_C < +125^{\circ}C$ ); Unless otherwise noted,  $T_C$  is per the temperature range ordered.

| Symbol           | Parameter                                               | Condition                                                                                                                           | MIN                            | MAX                | Unit    |
|------------------|---------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|--------------------|---------|
| $V_{IL}$         | Low-level input voltage <sup>1</sup><br>ACTS<br>ACS     |                                                                                                                                     |                                | 0.8<br>.3 $V_{DD}$ | V       |
| $V_{IH}$         | High-level input voltage <sup>1</sup><br>ACTS<br>ACS    |                                                                                                                                     | .5 $V_{DD}$<br>.7 $V_{DD}$     |                    | V       |
| $I_{IN}$         | Input leakage current<br>ACTS/ACS                       | $V_{IN} = V_{DD} \text{ or } V_{SS}$                                                                                                | -1                             | 1                  | $\mu A$ |
| $V_{OL}$         | Low-level output voltage <sup>3</sup><br>ACTS<br>ACS    | $I_{OL} = 8.0mA$<br>$I_{OL} = 100\mu A$                                                                                             |                                | 0.40<br>0.25       | V       |
| $V_{OH}$         | High-level output voltage <sup>3</sup><br>ACTS<br>ACS   | $I_{OH} = -8.0mA$<br>$I_{OH} = -100\mu A$                                                                                           | .7 $V_{DD}$<br>$V_{DD} - 0.25$ |                    | V       |
| $I_{OS}$         | Short-circuit output current <sup>2,4</sup><br>ACTS/ACS | $V_O = V_{DD} \text{ and } V_{SS}$                                                                                                  | -200                           | 200                | mA      |
| $I_{OL}$         | Output current <sup>10</sup> (Sink)                     | $V_{IN} = V_{DD} \text{ or } V_{SS}$<br>$V_{OL} = 0.4V$                                                                             | 8                              |                    | mA      |
| $I_{OH}$         | Output current <sup>10</sup> (Source)                   | $V_{IN} = V_{DD} \text{ or } V_{SS}$<br>$V_{OH} = V_{DD} - 0.4V$                                                                    | -8                             |                    | mA      |
| $P_{total}$      | Power dissipation <sup>2,8,9</sup>                      | $C_L = 50pF$                                                                                                                        |                                | 1.9                | mW/MHz  |
| $I_{DDQ}$        | Quiescent Supply Current                                | $V_{DD} = 5.5V$                                                                                                                     |                                | 10                 | $\mu A$ |
| $\Delta I_{DDQ}$ | Quiescent Supply Current Delta<br>ACTS                  | For input under test<br>$V_{IN} = V_{DD} - 2.1V$<br>For all other inputs<br>$V_{IN} = V_{DD} \text{ or } V_{SS}$<br>$V_{DD} = 5.5V$ |                                | 1.6                | mA      |
| $C_{IN}$         | Input capacitance <sup>5</sup>                          | $f = 1MHz @ 0V$                                                                                                                     |                                | 15                 | pF      |
| $C_{OUT}$        | Output capacitance <sup>5</sup>                         | $f = 1MHz @ 0V$                                                                                                                     |                                | 15                 | pF      |

### Notes:

- Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH(min)} + 20\%$ ,  $-0\%$ ;  $V_{IL} = V_{IL(max)} + 0\%$ ,  $-50\%$ , as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH(min)}$  and  $V_{IL(max)}$ .
- Supplied as a design limit but not guaranteed or tested.
- Per MIL-PRF-38535, for current density  $\leq 5.0E5$  amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- Not more than one output may be shorted at a time for maximum duration of one second.
- Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- Maximum allowable relative shift equals 50mV.
- All specifications valid for radiation dose  $\leq 1E6$  rads(Si).
- Power does not include power contribution of any TTL output sink current.
- Power dissipation specified per switching output.
- This value is guaranteed based on characterization data, but not tested.

## AC Electrical Characteristics<sup>2</sup>

( $V_{DD} = 5.0V \pm 10\%$ ;  $V_{SS} = 0V^1$ ,  $-55^\circ C < T_C < +125^\circ C$ ); Unless otherwise noted,  $T_C$  is per the temperature range ordered.


| Symbol    | Parameter           | Minimum | Maximum | Unit |
|-----------|---------------------|---------|---------|------|
| $t_{PHL}$ | Data to output Yn   | 2       | 15      | ns   |
| $t_{PLH}$ | Data to output Yn   | 2       | 13      | ns   |
| $t_{PHL}$ | Strobe to output Yn | 2       | 15      | ns   |
| $t_{PLH}$ | Strobe to output Yn | 2       | 12      | ns   |
| $t_{PHL}$ | Select to output Yn | 2       | 16      | ns   |
| $t_{PLH}$ | Select to output Yn | 2       | 14      | ns   |

### Notes:

- Maximum allowable relative shift equals 50mV.
- All specifications valid for radiation dose  $\leq 1E6$  rads(Si).


Packaging

Side-Braced Packages



| PKG<br>CONF IG | LEAD<br>COUNT | MIL-STD-<br>1835 DWG<br>CONF C | DIMENSION SYMBOLS |                |                |                |                |                |              |              |                |                |                |                |                |                |                |
|----------------|---------------|--------------------------------|-------------------|----------------|----------------|----------------|----------------|----------------|--------------|--------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
|                |               |                                | A                 | b              | b2             | c              | D              | E              | e            | eA           | L              | Q              | S1             | S2             | aaa            | bbb            | ccc            |
| -01            | 14            | D-1                            | 0.200<br>-----    | 0.026<br>0.014 | 0.065<br>0.045 | 0.018<br>0.008 | 0.785<br>----- | 0.310<br>0.220 | 0.100<br>BSC | 0.300<br>BSC | 0.200<br>0.125 | 0.060<br>0.015 | -----<br>0.005 | 0.005<br>0.005 | 0.015<br>----- | 0.030<br>----- | 0.010<br>----- |
| -02            | 16            | D-2                            | 0.200<br>-----    | 0.026<br>0.014 | 0.065<br>0.045 | 0.018<br>0.008 | 0.840<br>----- | 0.310<br>0.220 | 0.100<br>BSC | 0.300<br>BSC | 0.200<br>0.125 | 0.060<br>0.015 | -----<br>0.005 | 0.005<br>0.005 | 0.015<br>----- | 0.030<br>----- | 0.010<br>----- |
| -03            | 20            | D-8                            | 0.200<br>-----    | 0.026<br>0.014 | 0.065<br>0.045 | 0.018<br>0.008 | 1.060<br>----- | 0.310<br>0.220 | 0.100<br>BSC | 0.300<br>BSC | 0.200<br>0.125 | 0.070<br>0.015 | -----<br>0.005 | 0.005<br>0.005 | 0.015<br>----- | 0.030<br>----- | 0.010<br>----- |


Flatpack Packages



| PKG<br>CONF I G | LEAD<br>COUNT | MIL-STD<br>1835 DWG<br>CONF B | DIMENSION SYMBOLS |                |                |                |                |                |       |       |              |                |                |                |       |       |
|-----------------|---------------|-------------------------------|-------------------|----------------|----------------|----------------|----------------|----------------|-------|-------|--------------|----------------|----------------|----------------|-------|-------|
|                 |               |                               | A                 | b              | c              | D              | E              | E1             | E2    | E3    | e            | k              | L              | Q              | S1    |       |
| -03             | 14            | F-2A                          | 0.115<br>0.045    | 0.022<br>0.015 | 0.009<br>0.004 | 0.390<br>----- | 0.260<br>0.235 | 0.290<br>----- | ----- | ----- | 0.050<br>BSC | 0.015<br>0.008 | 0.370<br>0.270 | 0.045<br>0.026 | ----- | 0.005 |
| -04             | 16            | F-5A                          | 0.115<br>0.045    | 0.022<br>0.015 | 0.009<br>0.004 | 0.440<br>----- | 0.285<br>0.245 | 0.315<br>----- | ----- | ----- | 0.050<br>BSC | 0.015<br>0.008 | 0.370<br>0.250 | 0.045<br>0.026 | ----- | 0.005 |
| -05             | 20            | F-9A                          | 0.115<br>0.045    | 0.022<br>0.015 | 0.009<br>0.004 | 0.540<br>----- | 0.300<br>0.245 | 0.330<br>----- | ----- | ----- | 0.050<br>BSC | 0.015<br>0.008 | 0.370<br>0.250 | 0.045<br>0.026 | ----- | 0.000 |

## Ordering Information

### UT54ACS157/UT54ACTS157 SMD Part Number Ordering Information



#### Notes:

- Lead finish (A, C or X) must be specified.
- If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

## Revision History

| Date | Revision # | Author | Change Description | Page # |
|------|------------|--------|--------------------|--------|
|      |            |        |                    |        |
|      |            |        |                    |        |
|      |            |        |                    |        |
|      |            |        |                    |        |

## Datasheet Definitions

|                       | Definition                                                                                                                                                                                                                                                                                                    |
|-----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Advanced Datasheet    | Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the <b>datasheet is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> . |
| Preliminary Datasheet | Frontgrade reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.                                                                                                            |
| Datasheet             | Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.                                                                                                                                   |

**Frontgrade Technologies Proprietary Information** Frontgrade Technologies (Frontgrade or Company) reserves the right to make changes to any products and services described herein at any time without notice. Consult a Frontgrade sales representative to verify that the information contained herein is current before using the product described herein. Frontgrade does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by the Company; nor does the purchase, lease, or use of a product or service convey a license to any patents, rights, copyrights, trademark rights, or any other intellectual property rights of the Company or any third party.