

UT54ACTS541E

Features


- Three-state outputs drive bus lines or buffer memory address registers
- 0.6µm CRH CMOS Process
 - Latchup immune
- High speed
- Low power consumption
- Wide operating power supply from 3.0V to 5.5V
- Available QML Q or V processes
- 20-lead flatpack

Description

The UT54ACTS541E is a non-inverting octal buffer and line driver which improves the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device is characterized over full HiRel temperature range of -55°C to +125°C.

Pinout




20-Lead Flatpack Top View

Function Table

Inputs			Output
$\overline{1G}$	$\overline{2G}$	An	Yn
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

UT54ACTS541E


Logic Symbol



Note:

- 1) Logic symbol in accordance with ANSI/IEEE std 91-1984 and IEC Publication 617-12.

Logic Diagram



Operational Environment ¹

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

Notes:

- 1) Logic will not latchup during radiation exposure within the limits defined in the table.
- 2) Device storage elements are immune to SEU affects.

UT54ACTS541E

Absolute Maximum Ratings ¹

Symbol	Parameter	Limit	Units
V _{DD}	Supply voltage	-0.3 to 7.0	V
V _{I/O}	Voltage any pin	-.3 to V _{DD} +.3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
T _J	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
Θ _{JC}	Thermal resistance junction to case	20	°C/W
I _I	DC input current	±10	mA
P _D	Maximum power dissipation	1	W

Note:

- 1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other condition beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V _{DD}	Supply voltage	3.0 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to + 125	°C

UT54ACTS541E

DC Electrical Characteristics for the UT54ACTS541E ⁷

(V_{DD} = 3.0V to 5.5V; V_{SS} = 0V⁶, -55°C < T_C < +125°C)

Symbol	Description	Condition	VDD	MIN	MAX	Unit
V _{IL}	Low-level input voltage ¹		3.0V		0.8	V
			5.5V		0.8	
V _{IH}	High-level input voltage ¹		3.0V	2.0		V
			5.5V	2.75		
I _{IN}	Input leakage current	V _{IN} = V _{DD} or V _{SS}	5.5V	-1	1	μA
V _{OL}	Low-level output voltage ³	I _{OL} = 8mA	3.0V		0.4	V
		I _{OL} = 12mA	4.5V		0.4	V
V _{OH}	High-level output voltage ³	I _{OH} = -8mA	3.0V	2.4		V
		I _{OH} = -12mA	4.5V	3.15		V
I _{OS}	Short-circuit output current ^{2, 4}	V _O = V _{DD} and V _{SS}	3.0V	-150	150	mA
			5.5V	-300	300	
I _{OL}	Low level output current ¹⁰	V _{IN} = V _{DD} or V _{SS} V _{OL} = 0.4V	3.0V	8		mA
			5.5V	12		
I _{OH}	High level output current ¹⁰	V _{IN} = V _{DD} or V _{SS} V _{OH} = V _{DD} -0.4V	3.0V		-8	mA
			5.5V		-12	
P _{total}	Power dissipation ^{2, 8, 9}	C _L = 50pF	5.5V		2.1	mW/ MHz
			3.0V		0.84	
I _{DDQ}	Quiescent Supply Current	V _{IN} = V _{DD} or V _{SS}	5.5V		10	μA
ΔI _{DDQ}	Quiescent Supply Current Delta	For input under test V _{IN} = V _{DD} - 2.1V For all other inputs V _{IN} = V _{DD} or V _{SS}	5.5V		1.6	mA
C _{IN}	Input capacitance ⁵	f = 1MHz	0V		15	pF
C _{OUT}	Output capacitance ⁵	f = 1MHz	0V		15	pF

Notes:

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V_{IH} = V_{IH}(min) + 20%, - 0%; V_{IL} = V_{IL}(max) + 0%, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V_{IH}(min) and V_{IL}(max).
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density ≤ 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) All specifications valid for radiation dose ≤ 1E6 rads(Si) per MIL-STD-883 Method 1019 Condition A and section 3.11.2.
- 8) Power does not include power contribution of any TTL output sink current.
- 9) Power dissipation specified per switching output.
- 10) This value is guaranteed based on characterization data, but not tested.

UT54ACTS541E

AC Electrical Characteristics for the UT54ACTS541E ²

(V_{DD} = 3.0V to 5.5V; V_{SS} = 0V ¹, -55°C < T_c < +125°C)

Symbol	Parameter	Condition	V _{DD}	Minimum	Maximum	Unit
t _{PLH}	An to Yn	C _L = 30pF	3.0V & 3.6V	1	11	ns
			4.5V & 5.5V	1	8	
		C _L = 50pF	3.0V & 3.6V	1	15	ns
			4.5V & 5.5V	1	11	
t _{PHL}	An to Yn	C _L = 30pF	3.0V & 3.6V	1	14	ns
			4.5V & 5.5V	1	10	
		C _L = 50pF	3.0V & 3.6V	1	18	ns
			4.5V & 5.5V	1	14	
t _{PZH}	\bar{G} low to Yn active	C _L = 30pF	3.0V & 3.6V	2	15	ns
			4.5V & 5.5V	2	11	
		C _L = 50pF	3.0V & 3.6V	2	19	ns
			4.5V & 5.5V	2	15	
t _{PZL}	\bar{G} low to Yn active	C _L = 30pF	3.0V & 3.6V	2	14	ns
			4.5V & 5.5V	2	10	
		C _L = 50pF	3.0V & 3.6V	2	18	ns
			4.5V & 5.5V	2	14	
t _{PHZ}	\bar{G} low to Yn active	C _L = 30pF	3.0V & 3.6V	1	13	ns
			4.5V & 5.5V	1	9	
		C _L = 50pF	3.0V & 3.6V	2	17	ns
			4.5V & 5.5V	2	13	
t _{PLZ}	\bar{G} low to Yn active	C _L = 30pF	3.0V & 3.6V	2	12	ns
			4.5V & 5.5V	2	8	
		C _L = 50pF	3.0V & 3.6V	2	16	ns
			4.5V & 5.5V	2	12	


Notes:

- 1) Maximum allowable relative shift equals 50mV.
- 2) All specifications valid for radiation dose ≤ 1E6 rads(Si) per MIL-STD-883 Method 1019 Condition A and section 3.11.2.

Octal Buffers & Line Drivers, Three-State Outputs

UT54ACTS541E


Packaging



PKG CONFIG	LEAD COUNT	MIL-STD 1835 DWG CONF B	DIMENSION SYMBOLS													
			A	b	c	D	E	E1	E2	E3	e	k	L	O	S1	
-03	14	F-2A	0.115	0.022	0.009	0.390	0.260	0.290	---	---	---	0.050	0.015	0.370	0.045	---
			0.045	0.015	0.004	---	0.235	---	0.130	---	---	BSC	0.008	0.270	0.026	0.005
-04	16	F-5A	0.115	0.022	0.009	0.440	0.285	0.315	---	---	---	0.050	0.015	0.370	0.045	---
			0.045	0.015	0.004	---	0.245	---	0.130	---	---	BSC	0.008	0.250	0.026	0.005
-05	20	F-9A	0.115	0.022	0.009	0.540	0.300	0.330	---	---	---	0.050	0.015	0.370	0.045	---
			0.045	0.015	0.004	---	0.245	---	0.130	---	---	BSC	0.008	0.250	0.026	0.000

UT54ACTS541E

Ordering Information: UT54ACTS541E: SMD



Notes:

- 1) Lead finish (A,C, or X) must be specified.
- 2) If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

UT54ACTS541E

Datasheet Definitions

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet is subject to change . Specifications can be TBD and the part package and pinout are not final .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.