

# UT54ACTS220

## Features


- 1.2 $\mu$  CMOS
  - Latchup immune
- High speed
- Low power consumption
- Single 5 volt supply
- Available QML Q or V processes
- Flexible package
  - 14-pin DIP
  - 14-lead flatpack
- UT54ACTS220 - SMD 5962-96753

## Description

The UT54ACTS220 is designed to be a companion chip to UTMC's UT69151 S $\mu$ MMIT family for the purpose of generating clock and wait-state signals. The device contains a divide by two circuit that accepts TTL input levels and drives CMOS output buffers. The chip accepts a 48MHz clock and generates a 24MHz clock. The 48MHz clock can have a duty cycle that varies by  $\pm 20\%$ . The UT54ACT220 generates a 24MHz clock with a  $\pm 5\%$  duty cycle variation. The wait-state circuit generates a single wait-state by delaying the falling edge of  $\overline{DTACK}$  into the S $\mu$ MMIT. The clock/timing device generates  $\overline{DTACK}$  from the falling edge of input  $\overline{RCS}$  which is synchronized by the falling edge of 24MHz. The S $\mu$ MMIT drives inputs  $\overline{RCS}$  and  $\overline{DMACK}$ .

The devices are characterized over full military temperature range of -55 $^{\circ}$ C to +125 $^{\circ}$ C.

## Logic Symbol




**Note:**


- 1) Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# UT54ACTS220

## Pinouts



14-Pin DIP  
Top View



14-Lead Flatpack  
Top View

# UT54ACTS220

## Pin Description

Pin Number	Pin Name	Description
2	CLKOUT	Buffered version of CLKIN.
3	$\overline{\text{CLKOUT}}$	Inverted version of CLKIN.
4	CLKIN	Clock Input. This signal can be any arbitrary signal that the user wishes to buffer.
6	48MHz	48MHz Clock. The 24MHz clock is created by dividing this signal by two.
8	$\overline{\text{DMACK}}$	DMA Acknowledge. This input is generated by the S $\mu$ MMIT. When high, this signal will cause $\overline{\text{DTACK}}$ output to be forced high.
9	$\overline{\text{RCS}}$	RAM Chip Select. This input is generated by the S $\mu$ MMIT.
10	$\overline{\text{MRST}}$	Master Reset. This input can be used to preset 24MHz, $\overline{\text{DTACK}}$ and TEST. For normal operation tie $\overline{\text{MRST}}$ to V <sub>DD</sub> through a resistor.
11	TEST	Test output signal.
12	$\overline{\text{DTACK}}$	Data Transfer Acknowledge. This signal can be used to drive the $\overline{\text{DTACK}}$ signal of the S $\mu$ MMIT if the user requires one wait state during the memory transfer.
13	24MHz	24MHz Clock. This output runs at half the frequency of the 48MHz input. The falling edge of 24MHz is the signal that latches the $\overline{\text{DTACK}}$ outputs. 24MHz is forced high whenever $\overline{\text{MRST}}$ is low. Properly loaded, 24MHz will have a 50% duty cycle $\pm$ 5%.

## Functional Timing: Single S $\mu$ MMIT Wait-State

For both read and write memory cycles,  $\overline{\text{DTACK}}$  is an input to the S $\mu$ MMIT E and S $\mu$ MMIT LXE/DXE. A non-wait state memory requires two clock cycles,  $T_1$  and  $T_2$  of figure 1. For accessing slower memory devices, the UT54ACTS220 holds  $\overline{\text{DTACK}}$  to a logical "1". This results in the stretching of memory cycles by one clock to three clock cycles,  $T_w$  of figure 1. The S $\mu$ MMIT E and S $\mu$ MMIT LXE/DXE samples the  $\overline{\text{DTACK}}$  on the rising edge of the 24 MHz clock. If  $\overline{\text{DTACK}}$  is not generated before the rising edge of the clock, the S $\mu$ MMIT E and S $\mu$ MMIT LXE/DXE extends the memory cycle.





Figure 1. Functional Timing

Clock and Wait-State Generation Circuit

# UT54ACTS220

## Logic Diagram



# UT54ACTS220

## Operational Environment

Parameter	Limit	Units
Total Dose	1.0E6	rads(Si)
SEU Threshold <sup>1</sup>	80	MeV-cm <sup>2</sup> /mg
SEL Threshold	>120	MeV-cm <sup>2</sup> /mg
Neutron Fluence <sup>2</sup>	1.0E14	n/cm <sup>2</sup>

### Notes:

- 1) Device storage elements are immune to SEU affects.
- 2) Not tested, inherent of CMOS technology.

## Absolute Maximum Ratings

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	-0.3 to 7.0	V
V <sub>I/O</sub>	Voltage any pin	-0.3 to V <sub>DD</sub> +0.3	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	+175	°C
T <sub>LS</sub>	Lead temperature (soldering 5 seconds)	+300	°C
Θ <sub>JC</sub>	Thermal resistance junction to case	20	°C/W
I <sub>I</sub>	DC input current	±10	mA
P <sub>D</sub>	Maximum power dissipation	1	W

### Note:

- 1) Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Symbol	Parameter	Limit	Units
V <sub>DD</sub>	Supply voltage	4.5 to 5.5	V
V <sub>IN</sub>	Input voltage any pin	0 to V <sub>DD</sub>	V
T <sub>C</sub>	Temperature range	-55 to + 125	°C
48MHz	Duty Cycle	50 ± 20%	MHz

# UT54ACTS220

## DC Electrical Characteristics <sup>7</sup>

( $V_{DD} = 5.0V \pm 10\%$ ;  $V_{SS} = 0V$  <sup>6</sup>,  $-55^{\circ}C < T_C < +125^{\circ}C$ ); Unless otherwise noted,  $T_C$  is per the temperature range ordered.


Symbol	Parameter	Condition	MIN	MAX	Unit
$V_{IL}$	Low-level input voltage <sup>1</sup> TTL			0.8	V
$V_{IH}$	High-level input voltage <sup>1</sup> TTL		2.25		V
$I_{IN}$	Input leakage current TTL	$V_{DD} = 5.5V$ $V_{IN} = V_{DD}$ or $V_{SS}$	-1	1	$\mu A$
$V_{OL1}$	Low-level output voltage <sup>3</sup> Except $\overline{CLKOUT}/\overline{CLKOUT}$	$I_{OL} = 8.0mA$ , $V_{DD} = 4.5V$ $I_{OL} = 100\mu A$		0.4 0.25	V
$V_{OH1}$	High-level output voltage <sup>3</sup> Except $\overline{CLKOUT}/\overline{CLKOUT}$	$I_{OH} = -8.0mA$ , $V_{DD} = 4.5V$	3.15		V
$V_{OL2}$	$\overline{CLKOUT}/\overline{CLKOUT}$ Low-level output voltage <sup>3</sup>	$I_{OL} = 100\mu A$		0.25	V
$V_{OH2}$	$\overline{CLKOUT}/\overline{CLKOUT}$ High-level output voltage <sup>3</sup>	$I_{OH} = -100\mu A$	4.25		V
$I_{OS}$	Short-circuit output current <sup>2, 4</sup>	$V_O = V_{DD}$ and $V_{SS}$ $V_{DD} = 5.5V$		+300	mA
$I_{OL1}$	Output current <sup>10</sup> (Sink), Except $\overline{CLKOUT}/\overline{CLKOUT}$	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OL} = 0.4V$	8		mA
$I_{OH1}$	Output current <sup>10</sup> (Source), Except $\overline{CLKOUT}/\overline{CLKOUT}$	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OH} = V_{DD} - 0.4V$	-8		mA
$I_{OL2}$	$\overline{CLKOUT}/\overline{CLKOUT}$ Output current <sup>10</sup> (Sink)	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OL} = 0.4V$	12		mA
$I_{OH2}$	$\overline{CLKOUT}/\overline{CLKOUT}$ Output current <sup>10</sup> (Source)	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OH} = V_{DD} - 0.4V$	-12		mA
$I_{IH}$	Input current high	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{IN} = 5.5V$		+1.0	$\mu A$
$I_{IL}$	Input current low	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{IN} = V_{SS}$		-1.0	$\mu A$
$P_{total}$	Power dissipation <sup>2, 8, 9</sup>	$C_L = 50pF$		1.0	mW/MHz
$I_{DDQ}$	Quiescent Supply Current	$V_{DD} = 5.5V$ $V_{IN} = V_{DD}$ or $V_{SS}$		10	$\mu A$
$\Delta I_{DDQ}$	Quiescent Supply Current Delta	For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD}$ or $V_{SS}$ $V_{DD} = 5.5V$		1.6	mA
$C_{IN}$	Input capacitance <sup>5</sup>	$f = 1MHz @ 0V$		15	pF
$C_{OUT}$	Output capacitance <sup>5</sup>	$f = 1MHz @ 0V$		15	pF

# UT54ACTS220

**Notes:**

- 1) Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH(min)} + 20\%$ ,  $- 0\%$ ;  $V_{IL} = V_{IL(max)} + 0\%$ ,  $-50\%$ , as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH(min)}$  and  $V_{IL(max)}$ .
- 2) Supplied as a design limit but not guaranteed or tested.
- 3) Per MIL-PRF-38535, for current density  $\leq 5.0E5$  amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4) Not more than one output may be shorted at a time for maximum duration of one second.
- 5) Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6) Maximum allowable relative shift equals 50mV.
- 7) All specifications valid for radiation dose  $\leq 1E6$  rads(Si).
- 8) Power does not include power contribution of any TTL output sink current.
- 9) Power dissipation specified per switching output.
- 10) This value is guaranteed based on characterization data, but not tested.

## AC Electrical Diagram



# UT54ACTS220

## AC Electrical Characteristics <sup>2</sup>

( $V_{DD} = 5.0V \pm 10\%$ ;  $V_{SS} = 0V$  <sup>1</sup>,  $-55^{\circ}C < T_C < +125^{\circ}C$ ); Unless otherwise noted,  $T_C$  is per the temperature range ordered.

Symbol	Parameter	Minimum	Maximum	Units
$t_{PHL}^1$	48MHz $\uparrow$ to 24MHz $\downarrow$	0	15	ns
$t_{PLH}^1$	48MHz $\uparrow$ to 24MHz $\uparrow$	0	15	ns
$t_{PHL}^2$	24MHz $\downarrow$ to $\overline{DTACK}$ $\downarrow$	0	7	ns
$t_{PLH}^2$	24MHz $\downarrow$ to $\overline{DTACK}$ $\uparrow$	0	6	ns
$t_{PLH}^3$	$\overline{DMACK}$ $\uparrow$ to $\overline{DTACK}$ $\uparrow$	3	16	ns
$t_{PLH}^4$	$\overline{MRST}$ $\downarrow$ to 24MHz $\uparrow$ , $\overline{DTACK}$ $\uparrow$	3	16	ns
$t_{PHL}^5$	CLKIN $\downarrow$ to CLKOUT $\downarrow$	0	11	ns
$t_{PLH}^5$	CLKIN $\uparrow$ to CLKOUT $\uparrow$	0	11	ns
$t_{PHL}^6$	CLKIN $\uparrow$ to $\overline{CLKOUT}$ $\downarrow$	0	11	ns
$t_{PLH}^6$	CLKIN $\downarrow$ to $\overline{CLKOUT}$ $\uparrow$	0	11	ns
$t_{SU}^3$	$\overline{DTACK}$ $\downarrow$ to 24MHz $\uparrow$ , setup time	12		ns
$t_H^3$	24MHz $\uparrow$ to $\overline{DTACK}$ $\uparrow$ , hold time	20		ns
$t_{SUR}$	Setup time from $\overline{RCS}$ $\downarrow$ to 24MHz $\downarrow$	7		ns
$t_{WM}$	$\overline{MRST}$ pulse width low	5		ns
$t_{WC}$	CLKIN pulse width	12		ns
$f_{MAX}$	Maximum CLKIN frequency		40	MHz

### Notes:


- 1) Maximum allowable relative shift equals 50mV.
- 2) All specifications valid for radiation dose  $\leq 1E6$  rads(Si).
- 3) Guaranteed by design but not tested.

Clock and Wait-State Generation Circuit

# UT54ACTS220

## Packaging

### Side-Brazed Packages




PKG CONF I C	MIL-STD- 1835 DWG CONF C	DIMENSION SYMBOLS															
		A	b	b2	c	D	E	e	eA	L	L	O	S1	S2	aaa	bbb	ccc
-01	D-1	0.200	0.026	0.065	0.018	0.785	0.310	0.100	0.300	0.200	0.060	0.005	0.005	0.005	0.015	0.030	0.010
-02	D-2	0.200	0.014	0.045	0.008	0.220	0.220	BSC	BSC	0.125	0.015	0.005	0.005	0.005	0.015	0.030	0.010
-03	D-8	0.200	0.026	0.065	0.018	0.840	0.310	0.100	0.300	0.200	0.060	0.005	0.005	0.005	0.015	0.030	0.010
		0.200	0.014	0.045	0.008	1.060	0.220	0.100	0.300	0.200	0.070	0.005	0.005	0.005	0.015	0.030	0.010
		0.200	0.026	0.065	0.018	0.220	BSC	BSC	BSC	0.125	0.015	0.005	0.005	0.005	0.015	0.030	0.010

Clock and Wait-State Generation Circuit

# UT54ACTS220


## Flatpack Packages



PKG CONFIG	LEAD COUNT	ML-STD 1835 DWG CONF B	DIMENSION SYMBOLS														
			A	b	c	D	E	E1	E2	E3	e	k	L	Q	S1		
-03	14	F-2A	0.115 0.045	0.022 0.015	0.009 0.004	0.390 ---	0.260 0.235	0.290 ---	---	0.130	0.030	0.050 BSC	0.015 0.008	0.370 0.270	0.045 0.026	---	0.005
-04	16	F-5A	0.115 0.045	0.022 0.015	0.009 0.004	0.440 ---	0.285 0.245	0.315 ---	---	0.130	0.030	0.050 BSC	0.015 0.008	0.370 0.250	0.045 0.026	---	0.005
-05	20	F-9A	0.115 0.045	0.022 0.015	0.009 0.004	0.540 ---	0.300 0.245	0.330 ---	---	0.130	0.030	0.050 BSC	0.015 0.008	0.370 0.250	0.045 0.026	---	0.000

# UT54ACTS220

## UT54ACTS220: SMD



### Notes:

- 1) Lead finish (A,C, or X) must be specified.
- 2) If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3) Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4) Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

# UT54ACTS220

## Datasheet Definitions

	DEFINITION
Advanced Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is still in the development stage and the datasheet <b>is subject to change</b> . Specifications can be <b>TBD</b> and the part package and pinout are <b>not final</b> .
Preliminary Datasheet	CAES reserves the right to make changes to any products and services described herein at any time without notice. The product is in the characterization stage and prototypes are available.
Datasheet	Product is in production and any changes to the product and services described herein will follow a formal customer notification process for form, fit or function changes.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.

Cobham Colorado Springs Inc. d/b/a Cobham Advanced Electronic Solutions (CAES) reserves the right to make changes to any products and services described herein at any time without notice. Consult an authorized sales representative to verify that the information in this data sheet is current before using this product. The company does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing; nor does the purchase, lease, or use of a product or service convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of the company or of third parties.