


UT69151 S μ MMIT Family (All Revisions): Reset

To properly prepare the S μ MMIT family (i.e., S μ MMIT, S μ MMITLX/DX, or S μ MMIT XT) of devices for operation, assert both master reset (\overline{MRST}) and the JTAG reset (\overline{TRST}) before attempting device initialization. If not properly reset, the S μ MMIT family of devices can enter an undefined state and not meet the Date Sheet specifications and required MIL-STD-1553 functionality.

Master Reset:

Hold input \overline{MRST} to a logic zero voltage level for at least 500ns while applying a minimum of two 24MHz clocks to input $24MHz$. After two 24MHz clock periods and 500ns have passed, input \overline{MRST} can transition back to a logic one voltage level.



JTAG Reset:

Hold input \overline{TRST} to a logical zero voltage level for at least 500ns while applying a minimum of two 24MHz clocks to input $24MHz$. For system simplicity, tie \overline{TRST} to \overline{MRST} . For systems not using the JTAG port, tie JTAG input \overline{TRST} to a logic zero voltage level.